1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
|
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2024 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0
`define stop $stop
`define checkh(gotv,expv) do if ((gotv) !== (expv)) begin $write("%%Error: %s:%0d: got='h%x exp='h%x\n", `__FILE__,`__LINE__, (gotv), (expv)); `stop; end while(0)
`define checkr(gotv,expv) do if ((gotv) != (expv)) begin $write("%%Error: %s:%0d: got=%f exp=%f\n", `__FILE__,`__LINE__, (gotv), (expv)); `stop; end while(0);
`define checks(gotv,expv) do if ((gotv) != (expv)) begin $write("%%Error: %s:%0d: got='%s' exp='%s'\n", `__FILE__,`__LINE__, (gotv), (expv)); `stop; end while(0);
module t(clk);
input clk;
logic [31:0] cyc = 0;
always @(posedge clk) begin
cyc <= cyc + 1;
if (cyc == 99) begin
$write("*-* All Finished *-*\n");
$finish;
end
end
reg [63:0] crc = 64'h5aef0c8d_d70a4497;
always @ (posedge clk) crc <= {crc[62:0], crc[63] ^ crc[2] ^ crc[0]};
`define at_posedge_clk_on_cycle(n) always @(posedge clk) if (cyc == n)
// Case 1: narrow packed variable, whole element updates only - 1D
typedef logic [31:0] elem1_t;
typedef elem1_t array1_t[128];
array1_t array1;
`at_posedge_clk_on_cycle(0) begin
for (int i = 0 ; i < 128; ++i) array1[i] = 0;
for (int i = 0 ; i < 128; ++i) `checkh(array1[i], 0);
end
`at_posedge_clk_on_cycle(1) begin
for (int i = 0 ; i < 128; ++i) `checkh(array1[i], 0);
for (int i = 0 ; i < 128; ++i) array1[i] <= i;
for (int i = 0 ; i < 128; ++i) `checkh(array1[i], 0);
end
`at_posedge_clk_on_cycle(2) begin
for (int i = 0 ; i < 128; ++i) `checkh(array1[i], i);
for (int i = 0 ; i < 128; ++i) array1[i] <= ~i;
for (int i = 0 ; i < 128; ++i) `checkh(array1[i], i);
end
`at_posedge_clk_on_cycle(3) begin
for (int i = 0 ; i < 128; ++i) `checkh(array1[i], ~i);
for (int i = 0 ; i < 128; ++i) array1[i] <= -1;
for (int i = 0 ; i < 128; ++i) `checkh(array1[i], ~i);
end
`at_posedge_clk_on_cycle(4) begin
for (int i = 0 ; i < 128; ++i) `checkh(array1[i], -1);
end
// Case 2: wide packed variable, whole element updates only - 1D
typedef logic [127:0] elem2_t;
typedef elem2_t array2_t[128];
array2_t array2;
`at_posedge_clk_on_cycle(0) begin
for (int i = 0 ; i < 128; ++i) array2[i] = 0;
for (int i = 0 ; i < 128; ++i) `checkh(array2[i], 0);
end
`at_posedge_clk_on_cycle(1) begin
for (int i = 0 ; i < 128; ++i) `checkh(array2[i], 0);
for (int i = 0 ; i < 128; ++i) array2[i] <= {4{i}};
for (int i = 0 ; i < 128; ++i) `checkh(array2[i], 0);
end
`at_posedge_clk_on_cycle(2) begin
for (int i = 0 ; i < 128; ++i) `checkh(array2[i], {4{i}});
for (int i = 0 ; i < 128; ++i) array2[i] <= {4{~i}};
for (int i = 0 ; i < 128; ++i) `checkh(array2[i], {4{i}});
end
`at_posedge_clk_on_cycle(3) begin
for (int i = 0 ; i < 128; ++i) `checkh(array2[i], {4{~i}});
for (int i = 0 ; i < 128; ++i) array2[i] <= '1;
for (int i = 0 ; i < 128; ++i) `checkh(array2[i], {4{~i}});
end
`at_posedge_clk_on_cycle(4) begin
for (int i = 0 ; i < 128; ++i) `checkh(array2[i], ~128'b0);
end
// Case 3: wide packed variable, whole element updates only - 2D
typedef logic [127:0] elem3_t;
typedef elem3_t array3sub_t[512];
typedef array3sub_t array3_t[128];
array3_t array3;
`at_posedge_clk_on_cycle(0) begin
for (int i = 0 ; i < 128; ++i) for (int j = 0 ; j < 512; ++j) array3[i][j] = 0;
for (int i = 0 ; i < 128; ++i) for (int j = 0 ; j < 512; ++j) `checkh(array3[i][j], 0);
end
`at_posedge_clk_on_cycle(1) begin
for (int i = 0 ; i < 128; ++i) for (int j = 0 ; j < 512; ++j) `checkh(array3[i][j], 0);
for (int i = 0 ; i < 128; ++i) for (int j = 0 ; j < 512; ++j) array3[i][j] <= {4{i}};
for (int i = 0 ; i < 128; ++i) for (int j = 0 ; j < 512; ++j) `checkh(array3[i][j], 0);
end
`at_posedge_clk_on_cycle(2) begin
for (int i = 0 ; i < 128; ++i) for (int j = 0 ; j < 512; ++j) `checkh(array3[i][j], {4{i}});
for (int i = 0 ; i < 128; ++i) for (int j = 0 ; j < 512; ++j) array3[i][j] <= {4{~i}};
for (int i = 0 ; i < 128; ++i) for (int j = 0 ; j < 512; ++j) `checkh(array3[i][j], {4{i}});
end
`at_posedge_clk_on_cycle(3) begin
for (int i = 0 ; i < 128; ++i) for (int j = 0 ; j < 512; ++j) `checkh(array3[i][j], {4{~i}});
for (int i = 0 ; i < 128; ++i) for (int j = 0 ; j < 512; ++j) array3[i][j] <= '1;
for (int i = 0 ; i < 128; ++i) for (int j = 0 ; j < 512; ++j) `checkh(array3[i][j], {4{~i}});
end
`at_posedge_clk_on_cycle(4) begin
for (int i = 0 ; i < 128; ++i) for (int j = 0 ; j < 512; ++j) `checkh(array3[i][j], ~128'b0);
end
// Case 4: real
typedef real elem4_t;
typedef elem4_t array4_t[128];
array4_t array4;
`at_posedge_clk_on_cycle(0) begin
for (int i = 0 ; i < 128; ++i) array4[i] = 1e-5;
for (int i = 0 ; i < 128; ++i) `checkr(array4[i], 1e-5);
end
`at_posedge_clk_on_cycle(1) begin
for (int i = 0 ; i < 128; ++i) `checkr(array4[i], 1e-5);
for (int i = 0 ; i < 128; ++i) array4[i] <= 3.14*real'(i);
for (int i = 0 ; i < 128; ++i) `checkr(array4[i], 1e-5);
end
`at_posedge_clk_on_cycle(2) begin
for (int i = 0 ; i < 128; ++i) `checkr(array4[i], 3.14*real'(i));
for (int i = 0 ; i < 128; ++i) array4[i] <= 2.78*real'(i);
for (int i = 0 ; i < 128; ++i) `checkr(array4[i], 3.14*real'(i));
end
`at_posedge_clk_on_cycle(3) begin
for (int i = 0 ; i < 128; ++i) `checkr(array4[i], 2.78*real'(i));
for (int i = 0 ; i < 128; ++i) array4[i] <= 1e50;
for (int i = 0 ; i < 128; ++i) `checkr(array4[i], 2.78*real'(i));
end
`at_posedge_clk_on_cycle(4) begin
for (int i = 0 ; i < 128; ++i) `checkr(array4[i], 1e50);
end
// Case 5: narrow packed variable, partial element updates - 1D
typedef logic [31:0] elem5_t;
typedef elem5_t array5_t[128];
array5_t array5;
`at_posedge_clk_on_cycle(0) begin
for (int i = 0 ; i < 128; ++i) array5[i] = -1;
for (int i = 0 ; i < 128; ++i) `checkh(array5[i], -1);
end
`at_posedge_clk_on_cycle(1) begin
for (int i = 0 ; i < 128; ++i) `checkh(array5[i], -1);
for (int i = 0 ; i < 128; ++i) array5[i][0] <= 1'b0;
for (int i = 0 ; i < 128; ++i) array5[i][1] <= 1'b0;
for (int i = 0 ; i < 128; ++i) array5[i][2] <= 1'b0;
for (int i = 0 ; i < 128; ++i) array5[i][1] <= 1'b1;
for (int i = 0 ; i < 128; ++i) `checkh(array5[i], -1);
end
`at_posedge_clk_on_cycle(2) begin
for (int i = 0 ; i < 128; ++i) `checkh(array5[i], 32'hffff_fffa);
for (int i = 0 ; i < 128; ++i) array5[i][18:16] <= i[3:1];
for (int i = 0 ; i < 128; ++i) array5[i][19:17] <= ~i[2:0];
for (int i = 0 ; i < 128; ++i) `checkh(array5[i], 32'hffff_fffa);
end
`at_posedge_clk_on_cycle(3) begin
for (int i = 0 ; i < 128; ++i) `checkh(array5[i], {12'hfff, ~i[2:0], i[1], 16'hfffa});
for (int i = 0 ; i < 128; ++i) array5[i] <= -1;
for (int i = 0 ; i < 128; ++i) `checkh(array5[i], {12'hfff, ~i[2:0], i[1], 16'hfffa});
end
`at_posedge_clk_on_cycle(4) begin
for (int i = 0 ; i < 128; ++i) `checkh(array5[i], -1);
end
// Case 6: wide packed variable, partial element updates - 1D
typedef logic [99:0] elem6_t;
typedef elem6_t array6_t[128];
array6_t array6;
`at_posedge_clk_on_cycle(0) begin
for (int i = 0 ; i < 128; ++i) array6[i] = -1;
for (int i = 0 ; i < 128; ++i) `checkh(array6[i], -1);
end
`at_posedge_clk_on_cycle(1) begin
for (int i = 0 ; i < 128; ++i) `checkh(array6[i], -1);
for (int i = 0 ; i < 128; ++i) array6[i][80] <= 1'b0;
for (int i = 0 ; i < 128; ++i) array6[i][81] <= 1'b0;
for (int i = 0 ; i < 128; ++i) array6[i][82] <= 1'b0;
for (int i = 0 ; i < 128; ++i) array6[i][81] <= 1'b1;
for (int i = 0 ; i < 128; ++i) `checkh(array6[i], -1);
end
`at_posedge_clk_on_cycle(2) begin
for (int i = 0 ; i < 128; ++i) `checkh(array6[i], 100'hf_fffa_ffff_ffff_ffff_ffff_ffff);
for (int i = 0 ; i < 128; ++i) array6[i][86:84] <= ~i[3:1];
for (int i = 0 ; i < 128; ++i) array6[i][87:85] <= i[2:0];
for (int i = 0 ; i < 128; ++i) `checkh(array6[i], 100'hf_fffa_ffff_ffff_ffff_ffff_ffff);
end
`at_posedge_clk_on_cycle(3) begin
for (int i = 0 ; i < 128; ++i) `checkh(array6[i], {12'hfff, i[2:0], ~i[1], 84'ha_ffff_ffff_ffff_ffff_ffff});
for (int i = 0 ; i < 128; ++i) array6[i] <= -1;
for (int i = 0 ; i < 128; ++i) `checkh(array6[i], {12'hfff, i[2:0], ~i[1], 84'ha_ffff_ffff_ffff_ffff_ffff});
end
`at_posedge_clk_on_cycle(4) begin
for (int i = 0 ; i < 128; ++i) `checkh(array6[i], -1);
end
// Case 7: variable partial updates
typedef logic [99:0] elem7_t;
typedef elem7_t array7sub_t[256];
typedef array7sub_t array7_t[128];
array7_t array7_nba;
array7_t array7_ref;
always @(posedge clk) begin
if (cyc == 0) begin
for (int i = 0 ; i < 128; ++i) for (int j = 0 ; j < 256; ++j) array7_nba[i][j] = 100'b0;
for (int i = 0 ; i < 128; ++i) for (int j = 0 ; j < 256; ++j) array7_ref[i][j] = ~100'b0;
end else begin
for (int i = 0 ; i < 128; ++i) for (int j = 0 ; j < 256; ++j) `checkh(array7_nba[i][j], ~array7_ref[i][j]);
for (int i = 0 ; i < 128; ++i) begin
for (int j = 0 ; j < 256; ++j) begin
array7_nba[i[6:0] ^ crc[30+:7]][j[7:0] ^ crc[10+:8]][7'((crc % 10) * 5) +: 5] <= ~crc[4+:5];
array7_ref[i[6:0] ^ crc[30+:7]][j[7:0] ^ crc[10+:8]][7'((crc % 10) * 5) +: 5] = crc[4+:5];
end
end
end
end
// Case 8: Mixed dynamic/non-dynamic
typedef longint elem8_t;
typedef elem8_t array8_t[4];
array8_t array8;
`at_posedge_clk_on_cycle(0) begin
array8[0] <= 0;
array8[1] <= 0;
array8[2] <= 0;
array8[3] <= 0;
end
`at_posedge_clk_on_cycle(1) begin
`checkh(array8[0], 0);
`checkh(array8[1], 0);
`checkh(array8[2], 0);
`checkh(array8[3], 0);
array8[1] <= 42;
array8[3] <= 63;
for (int i = 1 ; i < 3 ; ++i) array8[i] <= 2*i + 7;
array8[1] <= 74;
end
`at_posedge_clk_on_cycle(3) begin
`checkh(array8[0], 0);
`checkh(array8[1], 74);
`checkh(array8[2], 11);
`checkh(array8[3], 63);
end
// Case 9: string
typedef string elem9_t;
typedef elem9_t array9_t[10];
array9_t array9;
`at_posedge_clk_on_cycle(0) begin
for (int i = 0 ; i < 10; ++i) array9[i] = "squid";
for (int i = 0 ; i < 10; ++i) `checks(array9[i], "squid");
end
`at_posedge_clk_on_cycle(1) begin
for (int i = 0 ; i < 10; ++i) `checks(array9[i], "squid");
for (int i = 0 ; i < 10; ++i) array9[i] <= "octopus";
for (int i = 0 ; i < 10; ++i) `checks(array9[i], "squid");
end
`at_posedge_clk_on_cycle(2) begin
for (int i = 0 ; i < 10; ++i) `checks(array9[i], "octopus");
for (int i = 1 ; i < 9; ++i) begin
string tmp;
$sformat(tmp, "%0d-legged-cephalopod", i);
array9[i] <= tmp;
end
for (int i = 0 ; i < 10; ++i) `checks(array9[i], "octopus");
end
`at_posedge_clk_on_cycle(3) begin
`checks(array9[0], "octopus");
`checks(array9[1], "1-legged-cephalopod");
`checks(array9[2], "2-legged-cephalopod");
`checks(array9[3], "3-legged-cephalopod");
`checks(array9[4], "4-legged-cephalopod");
`checks(array9[5], "5-legged-cephalopod");
`checks(array9[6], "6-legged-cephalopod");
`checks(array9[7], "7-legged-cephalopod");
`checks(array9[8], "8-legged-cephalopod");
`checks(array9[9], "octopus");
for (int i = 0 ; i < 10; ++i) array9[i] <= "cuttlefish";
`checks(array9[0], "octopus");
`checks(array9[1], "1-legged-cephalopod");
`checks(array9[2], "2-legged-cephalopod");
`checks(array9[3], "3-legged-cephalopod");
`checks(array9[4], "4-legged-cephalopod");
`checks(array9[5], "5-legged-cephalopod");
`checks(array9[6], "6-legged-cephalopod");
`checks(array9[7], "7-legged-cephalopod");
`checks(array9[8], "8-legged-cephalopod");
`checks(array9[9], "octopus");
end
`at_posedge_clk_on_cycle(4) begin
for (int i = 0 ; i < 10; ++i) `checks(array9[i], "cuttlefish");
end
endmodule
|
