1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
|
#!/usr/bin/env python3
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
#
# Copyright 2024 by Wilson Snyder. This program is free software; you
# can redistribute it and/or modify it under the terms of either the GNU
# Lesser General Public License Version 3 or the Perl Artistic License
# Version 2.0.
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
import vltest_bootstrap
test.scenarios('vlt')
# Hit the debug statements in the preprocessor for internal coverage
test.run(cmd=[
os.environ["VERILATOR_ROOT"] + "/bin/verilator",
"-E",
"t/t_preproc_debugi.v",
"--debug",
"--debugi-V3PreShell 10",
],
tee=test.verbose,
logfile=test.obj_dir + "/sim.log",
verilator_run=True)
test.passes()
|
