1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
|
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2009 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0
`define FOO
`define BAR(aa,bb) aa bb
`FOO
`BAR(aa,bb)
`ifdef FOO
`else
`endif
`ifndef FOO
`elsif FOO
`endif
`define STRINGIFY(x) `"x`"
`define CONCAT(a, b) a``b
`STRINGIFY(x)
`CONCAT(x,y)
`undef FOO
`undefineall
`ifdef NEVER
`error "should not get"
`endif
|
