File: t_sc_vl_assign_sbw.cpp

package info (click to toggle)
verilator 5.038-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid
  • size: 162,552 kB
  • sloc: cpp: 139,204; python: 20,931; ansic: 10,222; yacc: 6,000; lex: 1,925; makefile: 1,260; sh: 494; perl: 282; fortran: 22
file content (36 lines) | stat: -rw-r--r-- 805 bytes parent folder | download
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
// -*- mode: C++; c-file-style: "cc-mode" -*-
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2024 by Antmicro.
// SPDX-License-Identifier: CC0-1.0

#include VM_PREFIX_INCLUDE

#include <systemc.h>

#include <sysc/kernel/sc_simcontext.h>

int sc_main(int argc, char* argv[]) {
    using namespace sc_core;

    VM_PREFIX* tb = new VM_PREFIX{"t"};
    constexpr int val = 1;
    sc_signal<sc_biguint<256>> SC_NAMED(in, val);
    sc_signal<sc_biguint<256>> SC_NAMED(out);

    tb->in(in);
    tb->out(out);

    bool pass = out.read().iszero();

    sc_start(1, SC_NS);

    pass &= !out.read().iszero();
    pass &= out == val;

    tb->final();
    VL_DO_DANGLING(delete tb, tb);

    if (pass) VL_PRINTF("*-* All Finished *-*\n");

    return 0;
}