DEBSOURCES
Skip Quicknav
sources / verilator / 5.038-1 / test_regress / t / t_stop_winos_bad.out
1234
Intentional stop Filename 'C:\some\windows\path\t_stop_winos_bad.v' Length = 39 %Error: C:\some\windows\path\t_stop_winos_bad.v:14: Verilog $stop Aborting...