1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
|
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2023 by Antmicro Ltd.
// SPDX-License-Identifier: CC0-1.0
`define stop $stop
`define checkh(gotv,expv) do if ((gotv) !== (expv)) begin $write("%%Error: %s:%0d: got='h%x exp='h%x\n", `__FILE__,`__LINE__, (gotv), (expv)); `stop; end while(0);
`define checkp(gotv,expv_s) do begin string gotv_s; gotv_s = $sformatf("%p", gotv); if ((gotv_s) != (expv_s)) begin $write("%%Error: %s:%0d: got='%s' exp='%s'\n", `__FILE__,`__LINE__, (gotv_s), (expv_s)); `stop; end end while(0);
typedef enum bit [5:0] {
A = 6'b111000,
B = 6,b111111
} enum_t;
module t (/*AUTOARG*/);
task test1;
bit arr[];
bit [1:0] arr2[$];
bit [5:0] arr6[$];
bit [5:0] bit6;
bit [5:0] ans;
bit [3:0] arr4[];
bit [7:0] arr8[];
bit [63:0] arr64[];
bit [159:0] arr160[];
bit [63:0] bit64;
bit [99:0] bit100;
bit [319:0] bit320;
enum_t ans_enum;
bit6 = 6'b111000;
arr4 = '{25{4'b1000}};
arr8 = '{8{8'b00110011}};
arr64 = '{5{64'h0123456789abcdef}};
arr160 = '{2{160'h0123456789abcdef0123456789abcdef01234567}};
{ >> bit {arr}} = bit6;
`checkp(arr, "'{'h1, 'h1, 'h1, 'h0, 'h0, 'h0} ");
ans = { >> bit {arr} };
`checkh(ans, bit6);
ans_enum = enum_t'({ >> bit {arr} });
`checkh(ans_enum, bit6);
{ << bit {arr}} = bit6;
`checkp(arr, "'{'h0, 'h0, 'h0, 'h1, 'h1, 'h1} ");
ans = { << bit {arr} };
`checkh(ans, bit6);
ans_enum = enum_t'({ << bit {arr} });
`checkh(ans_enum, bit6);
`ifdef VERILATOR
// This set flags errors on other simulators
{ >> bit[1:0] {arr2}} = bit6;
`checkp(arr2, "'{'h3, 'h2, 'h0} ");
ans = { >> bit[1:0] {arr2} };
`checkh(ans, bit6);
ans_enum = enum_t'({ >> bit[1:0] {arr2} });
`checkh(ans_enum, bit6);
{ << bit[1:0] {arr2}} = bit6;
`checkp(arr2, "'{'h0, 'h2, 'h3} ");
ans = { << bit[1:0] {arr2} };
`checkh(ans, bit6);
ans_enum = enum_t'({ << bit[1:0] {arr2} });
`checkh(ans_enum, bit6);
{ >> bit [5:0] {arr6} } = bit6;
`checkp(arr6, "'{'h38} ");
ans = { >> bit[5:0] {arr6} };
`checkh(ans, bit6);
ans_enum = enum_t'({ >> bit[5:0] {arr6} });
`checkh(ans_enum, bit6);
{ << bit [5:0] {arr6} } = bit6;
`checkp(arr6, "'{'h38} ");
ans = { << bit[5:0] {arr6} };
`checkh(ans, bit6);
ans_enum = enum_t'({ << bit[5:0] {arr6} });
`checkh(ans_enum, bit6);
`endif
bit64 = { >> bit {arr8} };
`checkh(bit64[7:0], 8'b00110011);
bit64 = { << bit {arr8} };
`checkh(bit64[7:0], 8'b11001100);
{ >> bit {arr8} } = bit64;
`checkh(arr8[0], 8'b11001100);
{ << bit {arr8} } = bit64;
`checkh(arr8[0], 8'b00110011);
bit100 = { >> bit {arr4} };
`checkh(bit100[3:0], 4'b1000);
bit100 = { << bit {arr4} };
`checkh(bit100[3:0], 4'b0001);
{ >> bit {arr4} } = bit100;
`checkh(arr4[0], 4'b0001);
{ << bit {arr4} } = bit100;
`checkh(arr4[0], 4'b1000);
bit320 = { >> byte {arr64} };
`checkh(bit320[63:0], 64'h0123456789abcdef);
bit320 = { << byte {arr64} };
`checkh(bit320[63:0], 64'hefcdab8967452301);
{ >> byte {arr64} } = bit320;
`checkh(arr64[0], 64'hefcdab8967452301);
{ << byte {arr64} } = bit320;
`checkh(arr64[0], 64'h0123456789abcdef);
{ >> bit {arr64} } = bit64;
`checkh(arr64[0], 64'hcccccccccccccccc);
{ << bit {arr64} } = bit64;
`checkh(arr64[0], 64'h3333333333333333);
bit64 = { >> bit {arr64} };
`checkh(bit64, 64'h3333333333333333);
bit64 = { << bit {arr64} };
`checkh(bit64, 64'hcccccccccccccccc);
bit320 = { >> byte {arr160} };
`checkh(bit320[159:0], 160'h0123456789abcdef0123456789abcdef01234567);
bit320 = { << byte {arr160} };
`checkh(bit320[159:0], 160'h67452301efcdab8967452301efcdab8967452301);
{ >> byte {arr160} } = bit320;
`checkh(arr160[0], 160'h67452301efcdab8967452301efcdab8967452301);
{ << byte {arr160} } = bit320;
`checkh(arr160[0], 160'h0123456789abcdef0123456789abcdef01234567);
endtask
task test2;
byte unpack [8]; // [0] is left-most for purposes of streaming
bit [63:0] bits; // [63] is left-most for purposes of streaming
longint word; // [63] is left-most for purposes of streaming
// Using packed bits
$display("Test2");
bits = {8'hfa, 8'hde, 8'hca, 8'hfe,
8'hde, 8'had, 8'hbe, 8'hef};
word = {>>{bits}};
`checkh(word, 64'hfadecafedeadbeef);
word = {<<8{bits}};
`checkh(word, 64'hefbeaddefecadefa);
// Using byte unpacked array
unpack = '{8'hfa, 8'hde, 8'hca, 8'hfe,
8'hde, 8'had, 8'hbe, 8'hef};
`checkh(unpack[0], 8'hfa);
`checkh(unpack[7], 8'hef);
word = {>>{unpack}};
`checkh(word, 64'hfadecafedeadbeef);
word = {<<8{unpack}};
`checkh(word, 64'hefbeaddefecadefa);
endtask
task test3;
byte dyn8 []; // [0] is left-most for purposes of streaming
longint word; // [63] is left-most for purposes of streaming
// verilator lint_off ASCRANGE
bit [0:63] rbits; // [63] is still left-most for purposes of streaming
// verilator lint_on ASCRANGE
// Using byte dynamic array
dyn8 = new[8]('{8'hfa, 8'hde, 8'hca, 8'hfe,
8'hde, 8'had, 8'hbe, 8'hef});
`checkh(dyn8[0], 8'hfa);
`checkh(dyn8[7], 8'hef);
word = {>>{dyn8}};
`checkh(word, 64'hfadecafedeadbeef);
word = {<<1{dyn8}};
`checkh(word, 64'hf77db57b7f537b5f);
word = {<<8{dyn8}};
`checkh(word, 64'hefbeaddefecadefa);
rbits = {>>{dyn8}};
`checkh(rbits, 64'hfadecafedeadbeef);
rbits = {<<1{dyn8}};
`checkh(rbits, 64'hf77db57b7f537b5f);
rbits = {<<8{dyn8}};
`checkh(rbits, 64'hefbeaddefecadefa);
endtask
initial begin;
test1();
test2();
test3();
$write("*-* All Finished *-*\n");
$finish;
end
endmodule
|
