1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
|
$version Generated by VerilatedVcd $end
$timescale 1ps $end
$scope module top $end
$var wire 1 * clk $end
$scope module t $end
$var wire 1 * clk $end
$var wire 32 + cyc [31:0] $end
$var wire 3 # cmd_ready [2:0] $end
$var wire 1 $ cmd_ready_unpack[0] $end
$var wire 1 % cmd_ready_unpack[1] $end
$var wire 1 & cmd_ready_unpack[2] $end
$var wire 1 ' cmd_ready_o[0] $end
$var wire 1 ( cmd_ready_o[1] $end
$var wire 1 ) cmd_ready_o[2] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b101 #
1$
0%
1&
1'
0(
1)
0*
b00000000000000000000000000000000 +
#10
b110 #
0$
1%
0'
1(
1*
b00000000000000000000000000000001 +
#15
b101 #
1$
0%
1'
0(
0*
#20
b110 #
0$
1%
0'
1(
1*
b00000000000000000000000000000010 +
#25
b101 #
1$
0%
1'
0(
0*
#30
b110 #
0$
1%
0'
1(
1*
b00000000000000000000000000000011 +
#35
b101 #
1$
0%
1'
0(
0*
#40
b110 #
0$
1%
0'
1(
1*
b00000000000000000000000000000100 +
#45
b101 #
1$
0%
1'
0(
0*
#50
b110 #
0$
1%
0'
1(
1*
b00000000000000000000000000000101 +
#55
b101 #
1$
0%
1'
0(
0*
#60
b110 #
0$
1%
0'
1(
1*
b00000000000000000000000000000110 +
|
