1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
|
// DESCRIPTION: Verilator: Large test for SystemVerilog
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2012.
// SPDX-License-Identifier: CC0-1.0
// Contributed by M W Lund, Atmel Corporation.
//*****************************************************************************
// PAD_VDD - VDD Supply Pad (Dummy!!!!)
//*****************************************************************************
module pad_vdd
#( parameter ID = 0 )
(
inout wire pad
);
assign pad = 1'b1;
endmodule // pad_vdd
|
