1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
|
$version Generated by VerilatedVcd $end
$timescale 1ps $end
$scope module t $end
$var event 1 # ev_test $end
$var wire 32 $ i [31:0] $end
$var wire 1 % toggle $end
$var wire 1 & clk $end
$upscope $end
$enddefinitions $end
#0
b00000000000000000000000000000000 $
0%
0&
#10
b00000000000000000000000000000001 $
1&
#20
0&
#30
b00000000000000000000000000000010 $
1&
#40
0&
#50
b00000000000000000000000000000011 $
1&
#60
0&
#70
b00000000000000000000000000000100 $
1&
#80
0&
#90
b00000000000000000000000000000101 $
1&
#100
0&
#110
1#
b00000000000000000000000000000110 $
1%
1&
#120
0&
#130
b00000000000000000000000000000111 $
1&
#140
0&
#150
b00000000000000000000000000001000 $
1&
#160
0&
#170
b00000000000000000000000000001001 $
1&
#180
0&
#190
b00000000000000000000000000001010 $
1&
#200
0&
#210
1&
|
