1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
|
$version Generated by VerilatedVcd $end
$timescale 1ps $end
$scope module top $end
$scope module t $end
$scope module mid_a $end
$upscope $end
$scope module mid_b $end
$var wire 1 ' clk $end
$var wire 32 # cnt [31:0] $end
$scope module sub_a $end
$var wire 1 ' clk $end
$var wire 32 $ cnt [31:0] $end
$upscope $end
$scope module sub_b $end
$var wire 1 ' clk $end
$var wire 32 % cnt [31:0] $end
$upscope $end
$scope module sub_c $end
$var wire 1 ' clk $end
$var wire 32 & cnt [31:0] $end
$upscope $end
$upscope $end
$scope module mid_c $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000000000000000000000000000000 #
b00000000000000000000000000000000 $
b00000000000000000000000000000000 %
b00000000000000000000000000000000 &
0'
#10
b00000000000000000000000000000001 #
b00000000000000000000000000000010 $
b00000000000000000000000000000010 %
b00000000000000000000000000000010 &
1'
#15
0'
#20
b00000000000000000000000000000010 #
b00000000000000000000000000000100 $
b00000000000000000000000000000100 %
b00000000000000000000000000000100 &
1'
#25
0'
#30
b00000000000000000000000000000011 #
b00000000000000000000000000000110 $
b00000000000000000000000000000110 %
b00000000000000000000000000000110 &
1'
#35
0'
#40
b00000000000000000000000000000100 #
b00000000000000000000000000001000 $
b00000000000000000000000000001000 %
b00000000000000000000000000001000 &
1'
#45
0'
#50
b00000000000000000000000000000101 #
b00000000000000000000000000001010 $
b00000000000000000000000000001010 %
b00000000000000000000000000001010 &
1'
#55
0'
#60
b00000000000000000000000000000110 #
b00000000000000000000000000001100 $
b00000000000000000000000000001100 %
b00000000000000000000000000001100 &
1'
|
