1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
|
$version Generated by VerilatedVcd $end
$timescale 1ms $end
$scope module top $end
$var wire 1 # clk $end
$scope module t $end
$var wire 1 # clk $end
$var wire 32 $ cyc [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0#
b00000000000000000000000000000000 $
#10
1#
b00000000000000000000000000000001 $
#15
0#
#20
1#
b00000000000000000000000000000010 $
#25
0#
#30
1#
b00000000000000000000000000000011 $
#35
0#
#40
1#
b00000000000000000000000000000100 $
#45
0#
#50
1#
b00000000000000000000000000000101 $
#55
0#
#60
1#
b00000000000000000000000000000110 $
#65
0#
#70
1#
b00000000000000000000000000000111 $
#75
0#
#80
1#
b00000000000000000000000000001000 $
#85
0#
#90
1#
b00000000000000000000000000001001 $
#95
0#
#100
1#
b00000000000000000000000000001010 $
#105
0#
#110
1#
b00000000000000000000000000001011 $
|
