1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
|
#!/usr/bin/env python3
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
#
# Copyright 2024 by Wilson Snyder. This program is free software; you
# can redistribute it and/or modify it under the terms of either the GNU
# Lesser General Public License Version 3 or the Perl Artistic License
# Version 2.0.
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
import vltest_bootstrap
test.scenarios('simulator')
test.top_filename = "t/t_trace_ub_misaligned_address.v"
test.compile(verilator_flags2=[
"--binary --trace-vcd", "-CFLAGS -fsanitize=address,undefined",
"-LDFLAGS -fsanitize=address,undefined"
])
test.execute(
# Some GCC versions hit an address-sanitizer bug otherwise)
aslr_off=True)
# Make sure that there are no additional messages (such as runtime messages
# regarding undefined behavior).test.files_identical(test.obj_dir + "/vlt_sim.log", test.golden_filename, "logfile")
test.passes()
|
