1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
|
%Error: t/t_var_dup_bad.v:17:11: Duplicate declaration of signal: 'a'
17 | reg a;
| ^
t/t_var_dup_bad.v:16:11: ... Location of original declaration
16 | reg a;
| ^
... See the manual at https://verilator.org/verilator_doc.html?v=latest for more assistance.
%Error: t/t_var_dup_bad.v:20:12: Duplicate declaration of signal: 'l'
20 | integer l;
| ^
t/t_var_dup_bad.v:19:12: ... Location of original declaration
19 | integer l;
| ^
%Error: t/t_var_dup_bad.v:23:12: Duplicate declaration of signal: 'b'
23 | bit b;
| ^
t/t_var_dup_bad.v:22:12: ... Location of original declaration
22 | bit b;
| ^
%Error: t/t_var_dup_bad.v:26:11: Duplicate declaration of signal: 'o'
26 | output o;
| ^
t/t_var_dup_bad.v:25:11: ... Location of original declaration
25 | output o;
| ^
%Error: t/t_var_dup_bad.v:29:11: Duplicate declaration of signal: 'i'
29 | input i;
| ^
t/t_var_dup_bad.v:28:11: ... Location of original declaration
28 | input i;
| ^
%Error: t/t_var_dup_bad.v:32:11: Duplicate declaration of signal: 'oi'
32 | input oi;
| ^~
t/t_var_dup_bad.v:31:11: ... Location of original declaration
31 | output oi;
| ^~
%Error: t/t_var_dup_bad.v:39:15: Duplicate declaration of signal: 'org'
39 | output reg org;
| ^~~
t/t_var_dup_bad.v:38:15: ... Location of original declaration
38 | output reg org;
| ^~~
%Error: t/t_var_dup_bad.v:66:11: Duplicate declaration of signal: 'bad_reout_port'
66 | output bad_reout_port;
| ^~~~~~~~~~~~~~
t/t_var_dup_bad.v:64:11: ... Location of original declaration
64 | output bad_reout_port
| ^~~~~~~~~~~~~~
%Error: t/t_var_dup_bad.v:73:9: Duplicate declaration of signal: 'bad_rewire'
73 | wire bad_rewire;
| ^~~~~~~~~~
t/t_var_dup_bad.v:70:16: ... Location of original declaration
70 | (output wire bad_rewire,
| ^~~~~~~~~~
%Error: t/t_var_dup_bad.v:74:9: Duplicate declaration of signal: 'bad_rereg'
74 | reg bad_rereg;
| ^~~~~~~~~
t/t_var_dup_bad.v:71:15: ... Location of original declaration
71 | output reg bad_rereg
| ^~~~~~~~~
%Error: t/t_var_dup_bad.v:13:7: Duplicate declaration of port: 'oi'
13 | i, oi
| ^~
t/t_var_dup_bad.v:31:11: ... Location of original declaration
31 | output oi;
| ^~
%Error: t/t_var_dup_bad.v:50:4: Duplicate declaration of port: 'bad_duport'
50 | bad_duport
| ^~~~~~~~~~
t/t_var_dup_bad.v:52:11: ... Location of original declaration
52 | output bad_duport;
| ^~~~~~~~~~
%Error: t/t_var_dup_bad.v:58:11: Duplicate declaration of port: 'bad_mixport'
58 | output bad_mixport
| ^~~~~~~~~~~
t/t_var_dup_bad.v:58:11: ... Location of original declaration
58 | output bad_mixport
| ^~~~~~~~~~~
%Error: t/t_var_dup_bad.v:41:9: Can't find definition of variable: 'bad_duport'
41 | sub0 sub0(.*);
| ^~~~
%Error: t/t_var_dup_bad.v:41:9: Duplicate pin connection: 'bad_duport'
41 | sub0 sub0(.*);
| ^~~~
t/t_var_dup_bad.v:41:9: ... Location of original pin connection
41 | sub0 sub0(.*);
| ^~~~
%Error: t/t_var_dup_bad.v:42:9: Can't find definition of variable: 'bad_mixport'
: ... Suggested alternative: 'bad_duport'
42 | sub1 sub1(.*);
| ^~~~
%Error: t/t_var_dup_bad.v:42:9: Duplicate pin connection: 'bad_mixport'
42 | sub1 sub1(.*);
| ^~~~
t/t_var_dup_bad.v:42:9: ... Location of original pin connection
42 | sub1 sub1(.*);
| ^~~~
%Error: t/t_var_dup_bad.v:43:9: Can't find definition of variable: 'bad_reout_port'
: ... Suggested alternative: 'bad_duport'
43 | sub2 sub2(.*);
| ^~~~
%Error: t/t_var_dup_bad.v:44:9: Can't find definition of variable: 'bad_rewire'
44 | sub3 sub3(.*);
| ^~~~
%Error: t/t_var_dup_bad.v:44:9: Can't find definition of variable: 'bad_rereg'
: ... Suggested alternative: 'bad_rewire'
44 | sub3 sub3(.*);
| ^~~~
%Error: Exiting due to
|
