1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
|
$version Generated by VerilatedVcd $end
$timescale 1ps $end
$scope module top $end
$var wire 1 # clk $end
$var wire 1 $ reset_l $end
$scope module t $end
$var wire 1 # clk $end
$var wire 1 $ reset_l $end
$var wire 1 % inmod $end
$var wire 32 & rawmod [31:0] $end
$scope module genblk1 $end
$var wire 32 ' ingen [31:0] $end
$upscope $end
$scope module unnamedblk1 $end
$var wire 32 ( upa [31:0] $end
$scope module d3nameda $end
$var wire 32 ) d3a [31:0] $end
$upscope $end
$upscope $end
$scope module unnamedblk2 $end
$var wire 32 * b2 [31:0] $end
$scope module b3named $end
$var wire 32 + b3n [31:0] $end
$upscope $end
$scope module unnamedblk3 $end
$var wire 32 , b3 [31:0] $end
$scope module unnamedblk4 $end
$var wire 32 - b4 [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0#
0$
0%
b00000000000000000000000000000000 &
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
b00000000000000000000000000000000 )
b00000000000000000000000000000000 *
b00000000000000000000000000000000 +
b00000000000000000000000000000000 ,
b00000000000000000000000000000000 -
|
