File: t_var_port_xml.out

package info (click to toggle)
verilator 5.038-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid
  • size: 162,552 kB
  • sloc: cpp: 139,204; python: 20,931; ansic: 10,222; yacc: 6,000; lex: 1,925; makefile: 1,260; sh: 494; perl: 282; fortran: 22
file content (129 lines) | stat: -rw-r--r-- 6,993 bytes parent folder | download | duplicates (2) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
 
<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2023"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2023"/>
    <file id="c" filename="input.vc" language="1800-2023"/>
    <file id="d" filename="t/t_var_port_xml.v" language="1800-2023"/>
  </files>
  <module_files>
    <file id="d" filename="t/t_var_port_xml.v" language="1800-2023"/>
  </module_files>
  <cells>
    <cell loc="d,18,8,18,11" name="mh2" submodname="mh2" hier="mh2"/>
  </cells>
  <cells>
    <cell loc="d,24,8,24,11" name="mh5" submodname="mh5" hier="mh5"/>
  </cells>
  <cells>
    <cell loc="d,26,8,26,11" name="mh6" submodname="mh6" hier="mh6"/>
  </cells>
  <cells>
    <cell loc="d,28,8,28,11" name="mh7" submodname="mh7" hier="mh7"/>
  </cells>
  <cells>
    <cell loc="d,30,8,30,11" name="mh8" submodname="mh8" hier="mh8"/>
  </cells>
  <cells>
    <cell loc="d,32,8,32,11" name="mh9" submodname="mh9" hier="mh9"/>
  </cells>
  <cells>
    <cell loc="d,34,8,34,12" name="mh10" submodname="mh10" hier="mh10"/>
  </cells>
  <cells>
    <cell loc="d,36,8,36,12" name="mh11" submodname="mh11" hier="mh11"/>
  </cells>
  <cells>
    <cell loc="d,38,8,38,12" name="mh12" submodname="mh12" hier="mh12"/>
  </cells>
  <cells>
    <cell loc="d,40,8,40,12" name="mh13" submodname="mh13" hier="mh13"/>
  </cells>
  <cells>
    <cell loc="d,50,8,50,12" name="mh17" submodname="mh17" hier="mh17"/>
  </cells>
  <cells>
    <cell loc="d,52,8,52,12" name="mh18" submodname="mh18" hier="mh18"/>
  </cells>
  <cells>
    <cell loc="d,54,8,54,12" name="mh19" submodname="mh19" hier="mh19"/>
  </cells>
  <cells>
    <cell loc="d,56,8,56,12" name="mh20" submodname="mh20" hier="mh20"/>
  </cells>
  <cells>
    <cell loc="d,58,8,58,12" name="mh21" submodname="mh21" hier="mh21"/>
  </cells>
  <netlist>
    <module loc="d,18,8,18,11" name="mh2" origName="mh2">
      <var loc="d,18,27,18,47" name="x_inout_wire_integer" dtype_id="1" dir="inout" pinIndex="1" vartype="integer" origName="x_inout_wire_integer"/>
    </module>
    <module loc="d,24,8,24,11" name="mh5" origName="mh5">
      <var loc="d,24,19,24,37" name="x_input_wire_logic" dtype_id="2" dir="input" pinIndex="1" vartype="logic" origName="x_input_wire_logic"/>
    </module>
    <module loc="d,26,8,26,11" name="mh6" origName="mh6">
      <var loc="d,26,23,26,40" name="x_input_var_logic" dtype_id="2" dir="input" pinIndex="1" vartype="logic" origName="x_input_var_logic"/>
    </module>
    <module loc="d,28,8,28,11" name="mh7" origName="mh7">
      <var loc="d,28,31,28,50" name="x_input_var_integer" dtype_id="1" dir="input" pinIndex="1" vartype="integer" origName="x_input_var_integer"/>
    </module>
    <module loc="d,30,8,30,11" name="mh8" origName="mh8">
      <var loc="d,30,20,30,39" name="x_output_wire_logic" dtype_id="2" dir="output" pinIndex="1" vartype="logic" origName="x_output_wire_logic"/>
    </module>
    <module loc="d,32,8,32,11" name="mh9" origName="mh9">
      <var loc="d,32,24,32,42" name="x_output_var_logic" dtype_id="2" dir="output" pinIndex="1" vartype="logic" origName="x_output_var_logic"/>
    </module>
    <module loc="d,34,8,34,12" name="mh10" origName="mh10">
      <var loc="d,34,33,34,62" name="x_output_wire_logic_signed_p6" dtype_id="3" dir="output" pinIndex="1" vartype="logic" origName="x_output_wire_logic_signed_p6"/>
    </module>
    <module loc="d,36,8,36,12" name="mh11" origName="mh11">
      <var loc="d,36,28,36,48" name="x_output_var_integer" dtype_id="1" dir="output" pinIndex="1" vartype="integer" origName="x_output_var_integer"/>
    </module>
    <module loc="d,38,8,38,12" name="mh12" origName="mh12">
      <var loc="d,38,23,38,37" name="x_ref_logic_p6" dtype_id="4" dir="ref" pinIndex="1" vartype="logic" origName="x_ref_logic_p6"/>
    </module>
    <module loc="d,40,8,40,12" name="mh13" origName="mh13">
      <var loc="d,40,17,40,35" name="x_ref_var_logic_u6" dtype_id="5" dir="ref" pinIndex="1" vartype="port" origName="x_ref_var_logic_u6"/>
    </module>
    <module loc="d,50,8,50,12" name="mh17" origName="mh17">
      <var loc="d,50,31,50,50" name="x_input_var_integer" dtype_id="1" dir="input" pinIndex="1" vartype="integer" origName="x_input_var_integer"/>
      <var loc="d,50,57,50,75" name="y_input_wire_logic" dtype_id="2" dir="input" pinIndex="2" vartype="logic" origName="y_input_wire_logic"/>
    </module>
    <module loc="d,52,8,52,12" name="mh18" origName="mh18">
      <var loc="d,52,24,52,42" name="x_output_var_logic" dtype_id="2" dir="output" pinIndex="1" vartype="logic" origName="x_output_var_logic"/>
      <var loc="d,52,50,52,68" name="y_input_wire_logic" dtype_id="2" dir="input" pinIndex="2" vartype="logic" origName="y_input_wire_logic"/>
    </module>
    <module loc="d,54,8,54,12" name="mh19" origName="mh19">
      <var loc="d,54,33,54,62" name="x_output_wire_logic_signed_p6" dtype_id="3" dir="output" pinIndex="1" vartype="logic" origName="x_output_wire_logic_signed_p6"/>
      <var loc="d,54,72,54,92" name="y_output_var_integer" dtype_id="1" dir="output" pinIndex="2" vartype="integer" origName="y_output_var_integer"/>
    </module>
    <module loc="d,56,8,56,12" name="mh20" origName="mh20">
      <var loc="d,56,23,56,41" name="x_ref_var_logic_p6" dtype_id="4" dir="ref" pinIndex="1" vartype="logic" origName="x_ref_var_logic_p6"/>
      <var loc="d,56,43,56,61" name="y_ref_var_logic_p6" dtype_id="4" dir="ref" pinIndex="2" vartype="logic" origName="y_ref_var_logic_p6"/>
    </module>
    <module loc="d,58,8,58,12" name="mh21" origName="mh21">
      <var loc="d,58,17,58,33" name="ref_var_logic_u6" dtype_id="6" dir="ref" pinIndex="1" vartype="port" origName="ref_var_logic_u6"/>
      <var loc="d,58,41,58,56" name="y_ref_var_logic" dtype_id="2" dir="ref" pinIndex="2" vartype="logic" origName="y_ref_var_logic"/>
    </module>
    <typetable loc="a,0,0,0,0">
      <unpackarraydtype loc="d,58,34,58,35" id="6" sub_dtype_id="2">
        <range loc="d,58,34,58,35">
          <const loc="d,58,35,58,36" name="32&apos;sh5" dtype_id="7"/>
          <const loc="d,58,37,58,38" name="32&apos;sh0" dtype_id="7"/>
        </range>
      </unpackarraydtype>
      <basicdtype loc="d,58,41,58,56" id="2" name="logic"/>
      <unpackarraydtype loc="d,40,36,40,37" id="5" sub_dtype_id="2">
        <range loc="d,40,36,40,37">
          <const loc="d,40,37,40,38" name="32&apos;sh5" dtype_id="7"/>
          <const loc="d,40,39,40,40" name="32&apos;sh0" dtype_id="7"/>
        </range>
      </unpackarraydtype>
      <basicdtype loc="d,38,17,38,18" id="4" name="logic" left="5" right="0"/>
      <basicdtype loc="d,34,27,34,28" id="3" name="logic" left="5" right="0" signed="true"/>
      <basicdtype loc="d,18,19,18,26" id="1" name="integer" left="31" right="0" signed="true"/>
      <basicdtype loc="d,40,37,40,38" id="7" name="logic" left="31" right="0" signed="true"/>
    </typetable>
  </netlist>
</verilator_xml>