1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
|
$version Generated by VerilatedVcd $end
$timescale 1ps $end
$scope module top0 $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 32 % trace_number [31:0] $end
$var wire 1 & stop $end
$var wire 32 ' counter [31:0] $end
$var wire 1 ( done_o $end
$scope module top $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var wire 32 % trace_number [31:0] $end
$var wire 1 & stop $end
$var wire 32 ' counter [31:0] $end
$var wire 1 ( done_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0#
1$
b00000000000000000000000000000001 %
0&
b00000000000000000000000000000000 '
0(
#1
1#
#2
0#
0$
#3
1#
b00000000000000000000000000000001 '
#4
0#
#5
1#
b00000000000000000000000000000010 '
#6
0#
#7
1#
b00000000000000000000000000000011 '
#8
0#
#9
1#
b00000000000000000000000000000100 '
#10
0#
#11
1#
b00000000000000000000000000000101 '
#12
0#
#13
1#
b00000000000000000000000000000110 '
#14
0#
#15
1#
b00000000000000000000000000000111 '
#16
0#
#17
1#
b00000000000000000000000000001000 '
#18
0#
#19
1#
b00000000000000000000000000001001 '
#20
0#
#21
1#
b00000000000000000000000000001010 '
1(
|
