File: t_flag_f_tsub.vc

package info (click to toggle)
verilator 5.038-1
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid
  • size: 162,552 kB
  • sloc: cpp: 139,204; python: 20,931; ansic: 10,222; yacc: 6,000; lex: 1,925; makefile: 1,260; sh: 494; perl: 282; fortran: 22
file content (5 lines) | stat: -rw-r--r-- 93 bytes parent folder | download | duplicates (8) 
1
2
3
4
5
 
// DESCRIPTION: Verilator: Verilog Test module

+define+GOT_DEF4=1
+incdir+.
t_flag_f_tsub.v