1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
|
// // verilator_coverage annotation
// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2008 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0
typedef struct packed {logic a;} str_logic;
module t (/*AUTOARG*/
// Inputs
clk, check_real, check_array_real, check_string
);
~000010 input clk;
+000010 point: comment=clk:0->1 hier=top.t
-000009 point: comment=clk:1->0 hier=top.t
input real check_real; // Check issue #2741
input real check_array_real [1:0];
input string check_string; // Check issue #2766
typedef struct packed {
union packed {
logic ua;
logic ub;
} u;
logic b;
} str_t;
%000001 reg toggle; initial toggle='0;
-000001 point: comment=toggle:0->1 hier=top.t
-000001 point: comment=toggle:1->0 hier=top.t
%000001 str_t stoggle; initial stoggle='0;
-000001 point: comment=stoggle.b:0->1 hier=top.t
-000001 point: comment=stoggle.b:1->0 hier=top.t
-000001 point: comment=stoggle.u.ua:0->1 hier=top.t
-000001 point: comment=stoggle.u.ua:1->0 hier=top.t
~000010 str_logic strl; initial strl='0;
+000010 point: comment=strl.a:0->1 hier=top.t
-000009 point: comment=strl.a:1->0 hier=top.t
union {
real val1; // TODO use bit [7:0] here
real val2; // TODO use bit [3:0] here
} utoggle;
const reg aconst = '0;
%000001 reg [1:0][1:0] ptoggle; initial ptoggle=0;
-000001 point: comment=ptoggle[0][0]:0->1 hier=top.t
-000001 point: comment=ptoggle[0][0]:1->0 hier=top.t
-000000 point: comment=ptoggle[0][1]:0->1 hier=top.t
-000000 point: comment=ptoggle[0][1]:1->0 hier=top.t
-000000 point: comment=ptoggle[1][0]:0->1 hier=top.t
-000000 point: comment=ptoggle[1][0]:1->0 hier=top.t
-000000 point: comment=ptoggle[1][1]:0->1 hier=top.t
-000000 point: comment=ptoggle[1][1]:1->0 hier=top.t
integer cyc; initial cyc=1;
%000006 wire [7:0] cyc_copy = cyc[7:0];
-000006 point: comment=cyc_copy[0]:0->1 hier=top.t
-000005 point: comment=cyc_copy[0]:1->0 hier=top.t
-000003 point: comment=cyc_copy[1]:0->1 hier=top.t
-000002 point: comment=cyc_copy[1]:1->0 hier=top.t
-000001 point: comment=cyc_copy[2]:0->1 hier=top.t
-000001 point: comment=cyc_copy[2]:1->0 hier=top.t
-000001 point: comment=cyc_copy[3]:0->1 hier=top.t
-000000 point: comment=cyc_copy[3]:1->0 hier=top.t
-000000 point: comment=cyc_copy[4]:0->1 hier=top.t
-000000 point: comment=cyc_copy[4]:1->0 hier=top.t
-000000 point: comment=cyc_copy[5]:0->1 hier=top.t
-000000 point: comment=cyc_copy[5]:1->0 hier=top.t
-000000 point: comment=cyc_copy[6]:0->1 hier=top.t
-000000 point: comment=cyc_copy[6]:1->0 hier=top.t
-000000 point: comment=cyc_copy[7]:0->1 hier=top.t
-000000 point: comment=cyc_copy[7]:1->0 hier=top.t
%000001 wire toggle_up;
-000001 point: comment=toggle_up:0->1 hier=top.t
-000001 point: comment=toggle_up:1->0 hier=top.t
typedef struct {
int q[$];
} str_queue_t;
str_queue_t str_queue;
typedef struct packed {
// verilator lint_off ASCRANGE
bit [3:5] x;
// verilator lint_on ASCRANGE
bit [0:0] y;
} str_bit_t;
%000001 str_bit_t str_bit;
-000001 point: comment=str_bit.x[3]:0->1 hier=top.t
-000001 point: comment=str_bit.x[3]:1->0 hier=top.t
-000001 point: comment=str_bit.x[4]:0->1 hier=top.t
-000000 point: comment=str_bit.x[4]:1->0 hier=top.t
-000001 point: comment=str_bit.x[5]:0->1 hier=top.t
-000000 point: comment=str_bit.x[5]:1->0 hier=top.t
-000001 point: comment=str_bit.y[0]:0->1 hier=top.t
-000001 point: comment=str_bit.y[0]:1->0 hier=top.t
%000001 str_bit_t [5:2] str_bit_arr;
-000000 point: comment=str_bit_arr[2].x[3]:0->1 hier=top.t
-000000 point: comment=str_bit_arr[2].x[3]:1->0 hier=top.t
-000000 point: comment=str_bit_arr[2].x[4]:0->1 hier=top.t
-000000 point: comment=str_bit_arr[2].x[4]:1->0 hier=top.t
-000000 point: comment=str_bit_arr[2].x[5]:0->1 hier=top.t
-000000 point: comment=str_bit_arr[2].x[5]:1->0 hier=top.t
-000000 point: comment=str_bit_arr[2].y[0]:0->1 hier=top.t
-000000 point: comment=str_bit_arr[2].y[0]:1->0 hier=top.t
-000000 point: comment=str_bit_arr[3].x[3]:0->1 hier=top.t
-000000 point: comment=str_bit_arr[3].x[3]:1->0 hier=top.t
-000000 point: comment=str_bit_arr[3].x[4]:0->1 hier=top.t
-000000 point: comment=str_bit_arr[3].x[4]:1->0 hier=top.t
-000000 point: comment=str_bit_arr[3].x[5]:0->1 hier=top.t
-000000 point: comment=str_bit_arr[3].x[5]:1->0 hier=top.t
-000000 point: comment=str_bit_arr[3].y[0]:0->1 hier=top.t
-000000 point: comment=str_bit_arr[3].y[0]:1->0 hier=top.t
-000001 point: comment=str_bit_arr[4].x[3]:0->1 hier=top.t
-000001 point: comment=str_bit_arr[4].x[3]:1->0 hier=top.t
-000001 point: comment=str_bit_arr[4].x[4]:0->1 hier=top.t
-000000 point: comment=str_bit_arr[4].x[4]:1->0 hier=top.t
-000001 point: comment=str_bit_arr[4].x[5]:0->1 hier=top.t
-000000 point: comment=str_bit_arr[4].x[5]:1->0 hier=top.t
-000000 point: comment=str_bit_arr[4].y[0]:0->1 hier=top.t
-000000 point: comment=str_bit_arr[4].y[0]:1->0 hier=top.t
-000000 point: comment=str_bit_arr[5].x[3]:0->1 hier=top.t
-000000 point: comment=str_bit_arr[5].x[3]:1->0 hier=top.t
-000000 point: comment=str_bit_arr[5].x[4]:0->1 hier=top.t
-000000 point: comment=str_bit_arr[5].x[4]:1->0 hier=top.t
-000000 point: comment=str_bit_arr[5].x[5]:0->1 hier=top.t
-000000 point: comment=str_bit_arr[5].x[5]:1->0 hier=top.t
-000000 point: comment=str_bit_arr[5].y[0]:0->1 hier=top.t
-000000 point: comment=str_bit_arr[5].y[0]:1->0 hier=top.t
assign strl.a = clk;
alpha a1 (/*AUTOINST*/
// Outputs
.toggle_up (toggle_up),
// Inputs
.clk (clk),
.toggle (toggle),
.cyc_copy (cyc_copy[7:0]));
alpha a2 (/*AUTOINST*/
// Outputs
.toggle_up (toggle_up),
// Inputs
.clk (clk),
.toggle (toggle),
.cyc_copy (cyc_copy[7:0]));
beta b1 (/*AUTOINST*/
// Inputs
.clk (clk),
.toggle_up (toggle_up));
off o1 (/*AUTOINST*/
// Inputs
.clk (clk),
.toggle (toggle));
param#(1) p1 (/*AUTOINST*/
// Inputs
.clk (clk),
.toggle (toggle));
param#() p2 (/*AUTOINST*/
// Inputs
.clk (clk),
.toggle (toggle));
mod_struct i_mod_struct (/*AUTOINST*/
// Inputs
.input_struct (strl));
%000001 reg [1:0] memory[121:110];
-000001 point: comment=memory[110][0]:0->1 hier=top.t
-000000 point: comment=memory[110][0]:1->0 hier=top.t
-000000 point: comment=memory[110][1]:0->1 hier=top.t
-000000 point: comment=memory[110][1]:1->0 hier=top.t
-000000 point: comment=memory[111][0]:0->1 hier=top.t
-000000 point: comment=memory[111][0]:1->0 hier=top.t
-000000 point: comment=memory[111][1]:0->1 hier=top.t
-000000 point: comment=memory[111][1]:1->0 hier=top.t
-000000 point: comment=memory[112][0]:0->1 hier=top.t
-000000 point: comment=memory[112][0]:1->0 hier=top.t
-000000 point: comment=memory[112][1]:0->1 hier=top.t
-000000 point: comment=memory[112][1]:1->0 hier=top.t
-000000 point: comment=memory[113][0]:0->1 hier=top.t
-000000 point: comment=memory[113][0]:1->0 hier=top.t
-000000 point: comment=memory[113][1]:0->1 hier=top.t
-000000 point: comment=memory[113][1]:1->0 hier=top.t
-000000 point: comment=memory[114][0]:0->1 hier=top.t
-000000 point: comment=memory[114][0]:1->0 hier=top.t
-000000 point: comment=memory[114][1]:0->1 hier=top.t
-000000 point: comment=memory[114][1]:1->0 hier=top.t
-000000 point: comment=memory[115][0]:0->1 hier=top.t
-000000 point: comment=memory[115][0]:1->0 hier=top.t
-000000 point: comment=memory[115][1]:0->1 hier=top.t
-000000 point: comment=memory[115][1]:1->0 hier=top.t
-000000 point: comment=memory[116][0]:0->1 hier=top.t
-000000 point: comment=memory[116][0]:1->0 hier=top.t
-000000 point: comment=memory[116][1]:0->1 hier=top.t
-000000 point: comment=memory[116][1]:1->0 hier=top.t
-000000 point: comment=memory[117][0]:0->1 hier=top.t
-000000 point: comment=memory[117][0]:1->0 hier=top.t
-000000 point: comment=memory[117][1]:0->1 hier=top.t
-000000 point: comment=memory[117][1]:1->0 hier=top.t
-000000 point: comment=memory[118][0]:0->1 hier=top.t
-000000 point: comment=memory[118][0]:1->0 hier=top.t
-000000 point: comment=memory[118][1]:0->1 hier=top.t
-000000 point: comment=memory[118][1]:1->0 hier=top.t
-000000 point: comment=memory[119][0]:0->1 hier=top.t
-000000 point: comment=memory[119][0]:1->0 hier=top.t
-000000 point: comment=memory[119][1]:0->1 hier=top.t
-000000 point: comment=memory[119][1]:1->0 hier=top.t
-000000 point: comment=memory[120][0]:0->1 hier=top.t
-000000 point: comment=memory[120][0]:1->0 hier=top.t
-000000 point: comment=memory[120][1]:0->1 hier=top.t
-000000 point: comment=memory[120][1]:1->0 hier=top.t
-000000 point: comment=memory[121][0]:0->1 hier=top.t
-000000 point: comment=memory[121][0]:1->0 hier=top.t
-000000 point: comment=memory[121][1]:0->1 hier=top.t
-000000 point: comment=memory[121][1]:1->0 hier=top.t
wire [1023:0] largeish = {992'h0, cyc};
// CHECK_COVER_MISSING(-1)
always @ (posedge clk) begin
if (cyc != 0) begin
cyc <= cyc + 1;
memory[cyc + 'd100] <= memory[cyc + 'd100] + 2'b1;
toggle <= '0;
stoggle.u <= toggle;
stoggle.b <= toggle;
utoggle.val1 <= real'(cyc[7:0]);
ptoggle[0][0] <= toggle;
if (cyc == 3) begin
str_queue.q.push_back(1);
toggle <= '1;
str_bit.x <= '1;
str_bit.y <= '1;
str_bit_arr[4].x <= '1;
end
if (cyc == 4) begin
if (str_queue.q.size() != 1) $stop;
toggle <= '0;
str_bit.x[3] <= 0;
str_bit.y[0] <= 0;
str_bit_arr[4].x[3] <= 0;
end
else if (cyc == 10) begin
$write("*-* All Finished *-*\n");
$finish;
end
end
end
endmodule
module alpha (/*AUTOARG*/
// Outputs
toggle_up,
// Inputs
clk, toggle, cyc_copy
);
// t.a1 and t.a2 collapse to a count of 2
000020 input clk;
+000020 point: comment=clk:0->1 hier=top.t.a*
+000018 point: comment=clk:1->0 hier=top.t.a*
%000002 input toggle;
-000002 point: comment=toggle:0->1 hier=top.t.a*
-000002 point: comment=toggle:1->0 hier=top.t.a*
// CHECK_COVER(-1,"top.t.a*","toggle:0->1",2)
// CHECK_COVER(-2,"top.t.a*","toggle:1->0",2)
// (t.a1 and t.a2)
~000012 input [7:0] cyc_copy;
+000012 point: comment=cyc_copy[0]:0->1 hier=top.t.a*
+000010 point: comment=cyc_copy[0]:1->0 hier=top.t.a*
-000006 point: comment=cyc_copy[1]:0->1 hier=top.t.a*
-000004 point: comment=cyc_copy[1]:1->0 hier=top.t.a*
-000002 point: comment=cyc_copy[2]:0->1 hier=top.t.a*
-000002 point: comment=cyc_copy[2]:1->0 hier=top.t.a*
-000002 point: comment=cyc_copy[3]:0->1 hier=top.t.a*
-000000 point: comment=cyc_copy[3]:1->0 hier=top.t.a*
-000000 point: comment=cyc_copy[4]:0->1 hier=top.t.a*
-000000 point: comment=cyc_copy[4]:1->0 hier=top.t.a*
-000000 point: comment=cyc_copy[5]:0->1 hier=top.t.a*
-000000 point: comment=cyc_copy[5]:1->0 hier=top.t.a*
-000000 point: comment=cyc_copy[6]:0->1 hier=top.t.a*
-000000 point: comment=cyc_copy[6]:1->0 hier=top.t.a*
-000000 point: comment=cyc_copy[7]:0->1 hier=top.t.a*
-000000 point: comment=cyc_copy[7]:1->0 hier=top.t.a*
// CHECK_COVER(-1,"top.t.a*","cyc_copy[0]:0->1",12)
// CHECK_COVER(-2,"top.t.a*","cyc_copy[0]:1->0",10)
// CHECK_COVER(-3,"top.t.a*","cyc_copy[1]:0->1",6)
// CHECK_COVER(-4,"top.t.a*","cyc_copy[1]:1->0",4)
// CHECK_COVER(-5,"top.t.a*","cyc_copy[2]:0->1",2)
// CHECK_COVER(-6,"top.t.a*","cyc_copy[2]:1->0",2)
// CHECK_COVER(-7,"top.t.a*","cyc_copy[3]:0->1",2)
// CHECK_COVER(-8,"top.t.a*","cyc_copy[3]:1->0",0)
// CHECK_COVER(-9,"top.t.a*","cyc_copy[4]:0->1",0)
// CHECK_COVER(-10,"top.t.a*","cyc_copy[4]:1->0",0)
// CHECK_COVER(-11,"top.t.a*","cyc_copy[5]:0->1",0)
// CHECK_COVER(-12,"top.t.a*","cyc_copy[5]:1->0",0)
// CHECK_COVER(-13,"top.t.a*","cyc_copy[6]:0->1",0)
// CHECK_COVER(-14,"top.t.a*","cyc_copy[6]:1->0",0)
// CHECK_COVER(-15,"top.t.a*","cyc_copy[7]:0->1",0)
// CHECK_COVER(-16,"top.t.a*","cyc_copy[7]:1->0",0)
%000002 reg toggle_internal;
-000002 point: comment=toggle_internal:0->1 hier=top.t.a*
-000002 point: comment=toggle_internal:1->0 hier=top.t.a*
// CHECK_COVER(-1,"top.t.a*","toggle_internal:0->1",2)
// CHECK_COVER(-2,"top.t.a*","toggle_internal:1->0",2)
// (t.a1 and t.a2)
%000002 output reg toggle_up;
-000002 point: comment=toggle_up:0->1 hier=top.t.a*
-000002 point: comment=toggle_up:1->0 hier=top.t.a*
// CHECK_COVER(-1,"top.t.a*","toggle_up:0->1",2)
// CHECK_COVER(-2,"top.t.a*","toggle_up:1->0",2)
// (t.a1 and t.a2)
always @ (posedge clk) begin
toggle_internal <= toggle;
toggle_up <= toggle;
end
endmodule
module beta (/*AUTOARG*/
// Inputs
clk, toggle_up
);
~000010 input clk;
+000010 point: comment=clk:0->1 hier=top.t.b1
-000009 point: comment=clk:1->0 hier=top.t.b1
%000001 input toggle_up;
-000001 point: comment=toggle_up:0->1 hier=top.t.b1
-000001 point: comment=toggle_up:1->0 hier=top.t.b1
// CHECK_COVER(-1,"top.t.b1","toggle_up:0->1",1)
// CHECK_COVER(-2,"top.t.b1","toggle_up:1->0",1)
/* verilator public_module */
always @ (posedge clk) begin
if (0 && toggle_up) begin end
end
endmodule
module off (/*AUTOARG*/
// Inputs
clk, toggle
);
// verilator coverage_off
input clk;
// CHECK_COVER_MISSING(-1)
// verilator coverage_on
%000001 input toggle;
-000001 point: comment=toggle:0->1 hier=top.t.o1
-000001 point: comment=toggle:1->0 hier=top.t.o1
// CHECK_COVER(-1,"top.t.o1","toggle:0->1",1)
// CHECK_COVER(-2,"top.t.o1","toggle:1->0",1)
endmodule
module param #(parameter P = 2) (/*AUTOARG*/
// Inputs
clk, toggle
);
~000010 input clk;
+000010 point: comment=clk:0->1 hier=top.t.p2
-000009 point: comment=clk:1->0 hier=top.t.p2
+000010 point: comment=clk:0->1 hier=top.t.p1
-000009 point: comment=clk:1->0 hier=top.t.p1
%000001 input toggle;
-000001 point: comment=toggle:0->1 hier=top.t.p2
-000001 point: comment=toggle:1->0 hier=top.t.p2
-000001 point: comment=toggle:0->1 hier=top.t.p1
-000001 point: comment=toggle:1->0 hier=top.t.p1
%000001 logic z;
-000001 point: comment=z:0->1 hier=top.t.p2
-000000 point: comment=z:1->0 hier=top.t.p2
-000000 point: comment=z:0->1 hier=top.t.p1
-000000 point: comment=z:1->0 hier=top.t.p1
for (genvar i = 0; i < P; i++) begin
%000001 logic x;
-000001 point: comment=genblk1[0].x:0->1 hier=top.t.p2
-000001 point: comment=genblk1[0].x:1->0 hier=top.t.p2
-000001 point: comment=genblk1[1].x:0->1 hier=top.t.p2
-000001 point: comment=genblk1[1].x:1->0 hier=top.t.p2
-000001 point: comment=genblk1[0].x:0->1 hier=top.t.p1
-000001 point: comment=genblk1[0].x:1->0 hier=top.t.p1
always @ (posedge clk) begin
x <= toggle;
end
for (genvar j = 0; j < 3; j++) begin
%000002 logic [2:0] y;
-000001 point: comment=genblk1[0].genblk1[0].y[0]:0->1 hier=top.t.p2
-000000 point: comment=genblk1[0].genblk1[0].y[0]:1->0 hier=top.t.p2
-000002 point: comment=genblk1[0].genblk1[0].y[1]:0->1 hier=top.t.p2
-000001 point: comment=genblk1[0].genblk1[0].y[1]:1->0 hier=top.t.p2
-000001 point: comment=genblk1[0].genblk1[0].y[2]:0->1 hier=top.t.p2
-000001 point: comment=genblk1[0].genblk1[0].y[2]:1->0 hier=top.t.p2
-000001 point: comment=genblk1[0].genblk1[1].y[0]:0->1 hier=top.t.p2
-000000 point: comment=genblk1[0].genblk1[1].y[0]:1->0 hier=top.t.p2
-000002 point: comment=genblk1[0].genblk1[1].y[1]:0->1 hier=top.t.p2
-000001 point: comment=genblk1[0].genblk1[1].y[1]:1->0 hier=top.t.p2
-000001 point: comment=genblk1[0].genblk1[1].y[2]:0->1 hier=top.t.p2
-000001 point: comment=genblk1[0].genblk1[1].y[2]:1->0 hier=top.t.p2
-000001 point: comment=genblk1[0].genblk1[2].y[0]:0->1 hier=top.t.p2
-000000 point: comment=genblk1[0].genblk1[2].y[0]:1->0 hier=top.t.p2
-000002 point: comment=genblk1[0].genblk1[2].y[1]:0->1 hier=top.t.p2
-000001 point: comment=genblk1[0].genblk1[2].y[1]:1->0 hier=top.t.p2
-000001 point: comment=genblk1[0].genblk1[2].y[2]:0->1 hier=top.t.p2
-000001 point: comment=genblk1[0].genblk1[2].y[2]:1->0 hier=top.t.p2
-000001 point: comment=genblk1[1].genblk1[0].y[0]:0->1 hier=top.t.p2
-000000 point: comment=genblk1[1].genblk1[0].y[0]:1->0 hier=top.t.p2
-000002 point: comment=genblk1[1].genblk1[0].y[1]:0->1 hier=top.t.p2
-000001 point: comment=genblk1[1].genblk1[0].y[1]:1->0 hier=top.t.p2
-000001 point: comment=genblk1[1].genblk1[0].y[2]:0->1 hier=top.t.p2
-000001 point: comment=genblk1[1].genblk1[0].y[2]:1->0 hier=top.t.p2
-000001 point: comment=genblk1[1].genblk1[1].y[0]:0->1 hier=top.t.p2
-000000 point: comment=genblk1[1].genblk1[1].y[0]:1->0 hier=top.t.p2
-000002 point: comment=genblk1[1].genblk1[1].y[1]:0->1 hier=top.t.p2
-000001 point: comment=genblk1[1].genblk1[1].y[1]:1->0 hier=top.t.p2
-000001 point: comment=genblk1[1].genblk1[1].y[2]:0->1 hier=top.t.p2
-000001 point: comment=genblk1[1].genblk1[1].y[2]:1->0 hier=top.t.p2
-000001 point: comment=genblk1[1].genblk1[2].y[0]:0->1 hier=top.t.p2
-000000 point: comment=genblk1[1].genblk1[2].y[0]:1->0 hier=top.t.p2
-000002 point: comment=genblk1[1].genblk1[2].y[1]:0->1 hier=top.t.p2
-000001 point: comment=genblk1[1].genblk1[2].y[1]:1->0 hier=top.t.p2
-000001 point: comment=genblk1[1].genblk1[2].y[2]:0->1 hier=top.t.p2
-000001 point: comment=genblk1[1].genblk1[2].y[2]:1->0 hier=top.t.p2
-000001 point: comment=genblk1[0].genblk1[0].y[0]:0->1 hier=top.t.p1
-000000 point: comment=genblk1[0].genblk1[0].y[0]:1->0 hier=top.t.p1
-000002 point: comment=genblk1[0].genblk1[0].y[1]:0->1 hier=top.t.p1
-000001 point: comment=genblk1[0].genblk1[0].y[1]:1->0 hier=top.t.p1
-000001 point: comment=genblk1[0].genblk1[0].y[2]:0->1 hier=top.t.p1
-000001 point: comment=genblk1[0].genblk1[0].y[2]:1->0 hier=top.t.p1
-000001 point: comment=genblk1[0].genblk1[1].y[0]:0->1 hier=top.t.p1
-000000 point: comment=genblk1[0].genblk1[1].y[0]:1->0 hier=top.t.p1
-000002 point: comment=genblk1[0].genblk1[1].y[1]:0->1 hier=top.t.p1
-000001 point: comment=genblk1[0].genblk1[1].y[1]:1->0 hier=top.t.p1
-000001 point: comment=genblk1[0].genblk1[1].y[2]:0->1 hier=top.t.p1
-000001 point: comment=genblk1[0].genblk1[1].y[2]:1->0 hier=top.t.p1
-000001 point: comment=genblk1[0].genblk1[2].y[0]:0->1 hier=top.t.p1
-000000 point: comment=genblk1[0].genblk1[2].y[0]:1->0 hier=top.t.p1
-000002 point: comment=genblk1[0].genblk1[2].y[1]:0->1 hier=top.t.p1
-000001 point: comment=genblk1[0].genblk1[2].y[1]:1->0 hier=top.t.p1
-000001 point: comment=genblk1[0].genblk1[2].y[2]:0->1 hier=top.t.p1
-000001 point: comment=genblk1[0].genblk1[2].y[2]:1->0 hier=top.t.p1
always @ (negedge clk) begin
y <= {toggle, ~toggle, 1'b1};
end
end
end
if (P > 1) begin : gen_1
assign z = 1;
end
endmodule
module mod_struct(/*AUTOARG*/
// Inputs
input_struct
);
~000010 input str_logic input_struct;
+000010 point: comment=input_struct.a:0->1 hier=top.t.i_mod_struct
-000009 point: comment=input_struct.a:1->0 hier=top.t.i_mod_struct
endmodule
|
