File: t_lint_contassreg_bad.out

package info (click to toggle)
verilator 5.040-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid
  • size: 164,628 kB
  • sloc: cpp: 145,372; python: 21,412; ansic: 10,559; yacc: 6,085; lex: 1,931; makefile: 1,264; sh: 494; perl: 282; fortran: 22
file content (6 lines) | stat: -rw-r--r-- 405 bytes parent folder | download | duplicates (3) 
1
2
3
4
5
6
 
%Error-CONTASSREG: t/t_lint_contassreg_bad.v:14:11: Continuous assignment to reg, perhaps intended wire (IEEE 1364-2005 6.1; Verilog only, legal in SV): 'r'
                                                  : ... note: In instance 't'
   14 |    assign r = 1'b0;   
      |           ^
                   ... For error description see https://verilator.org/warn/CONTASSREG?v=latest
%Error: Exiting due to