1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
|
#!/usr/bin/env python3
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
#
# Copyright 2024 by Wilson Snyder. This program is free software; you
# can redistribute it and/or modify it under the terms of either the GNU
# Lesser General Public License Version 3 or the Perl Artistic License
# Version 2.0.
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
import vltest_bootstrap
test.scenarios('simulator')
test.top_filename = "t/t_reloop_offset.v"
test.golden_filename = "t/t_reloop_offset.out"
test.compile(verilator_flags2=[
"-unroll-count 1024", test.wno_unopthreads_for_few_cores, "--reloop-limit 63", "--stats"
])
test.execute(expect_filename=test.golden_filename)
if test.vlt:
# Note, with vltmt this might be split differently, so only checking vlt
test.file_grep(test.stats, r'Optimizations, Reloop iterations\s+(\d+)', 63)
test.file_grep(test.stats, r'Optimizations, Reloops\s+(\d+)', 1)
test.passes()
|
