DEBSOURCES
Skip Quicknav
sources / verilog-mode / 20161124.fd230e6-2 / tests / autoinoutmodule_regexp.v
12345678
module autoinoutmodule (/*AUTOARG*/); /*AUTOINOUTMODULE("inst","\(ina\|out\)")*/ wire lower_out = lower_ina; endmodule