File: autoinst_array_braket.v

package info (click to toggle)
verilog-mode 20161124.fd230e6-2
  • links: PTS, VCS
  • area: main
  • in suites: buster, stretch
  • size: 3,764 kB
  • ctags: 5,143
  • sloc: lisp: 12,430; perl: 293; makefile: 146; sh: 35; fortran: 2
file content (41 lines) | stat: -rw-r--r-- 791 bytes parent folder | download
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
module sub(output logic [1:-1] oned,
           output logic [1:-1] [2:-1] 	     twod,
           output logic [1:-1] [2:-1] [3:-3] threed);
endmodule

module dut (
            );

   /*AUTOWIRE*/

   /* sub AUTO_TEMPLATE ();
   */

   sub sub1 (/*AUTOINST*/);

   /* sub AUTO_TEMPLATE (
	     .oned			(b_oned[]),
	     .twod			(b_twod[]),
	     .threed			(b_threed[]));
   */

   // NOTE this results in the wrong declaration for b_twod/b_threed
   sub subb (/*AUTOINST*/);

   /* sub AUTO_TEMPLATE (
	     .oned			(c_oned[]),
	     .twod			(c_twod[x][]),
	     .threed			(c_threed[x][y][]));
   */

   sub subc (/*AUTOINST*/);

   /* sub AUTO_TEMPLATE (
	     .oned			(d_oned[][]),
	     .twod			(d_twod[][]),
	     .threed			(d_threed[][]));
   */

   sub subd (/*AUTOINST*/);

endmodule