File: autoinst_func.v

package info (click to toggle)
verilog-mode 20161124.fd230e6-2
  • links: PTS, VCS
  • area: main
  • in suites: buster, stretch
  • size: 3,764 kB
  • ctags: 5,143
  • sloc: lisp: 12,430; perl: 293; makefile: 146; sh: 35; fortran: 2
file content (45 lines) | stat: -rw-r--r-- 2,140 bytes parent folder | download
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
module autoinst_func;

   /*AUTO_LISP(defun testfunc (sig bits) (let ((result "{"))
    (setq result (concat result sig "[0" bits "]"))
    (concat result "}")))*/

   /* autoinst_wildcard_sub AUTO_TEMPLATE (
    .sd0_adrs@		(myport@"(substring \\"\1\\" 0 1)"),
    .\(.*\)			(@"(testfunc vl-name vl-bits)"),
    ); */

   autoinst_wildcard_sub sub0
     (/*AUTOINST*/
      // Inouts
      .sd0_adrs0			(myport0),		 // Templated LHS: ^sd0_adrs\([0-9]+\)$
      .sd0_adrs1			(myport1),		 // Templated LHS: ^sd0_adrs\([0-9]+\)$
      .sd0_adrs10			(myport1),		 // Templated LHS: ^sd0_adrs\([0-9]+\)$
      .sd0_adrs11			(myport1),		 // Templated LHS: ^sd0_adrs\([0-9]+\)$
      .sd0_adrs2			(myport2),		 // Templated LHS: ^sd0_adrs\([0-9]+\)$
      .sd0_adrs3			(myport3),		 // Templated LHS: ^sd0_adrs\([0-9]+\)$
      .sd0_adrs4			(myport4),		 // Templated LHS: ^sd0_adrs\([0-9]+\)$
      .sd0_adrs5			(myport5),		 // Templated LHS: ^sd0_adrs\([0-9]+\)$
      .sd0_adrs6			(myport6),		 // Templated LHS: ^sd0_adrs\([0-9]+\)$
      .sd0_adrs7			(myport7),		 // Templated LHS: ^sd0_adrs\([0-9]+\)$
      .sd0_adrs8			(myport8),		 // Templated LHS: ^sd0_adrs\([0-9]+\)$
      .sd0_adrs9			(myport9),		 // Templated LHS: ^sd0_adrs\([0-9]+\)$
      .sd0_ba0				({sd0_ba0[0]}),		 // Templated LHS: ^\(.*\)$
      .sd0_ba1				({sd0_ba1[0]}),		 // Templated LHS: ^\(.*\)$
      .sd0_clk				({sd0_clk[0]}),		 // Templated LHS: ^\(.*\)$
      .sd0_dqm0_l			({sd0_dqm0_l[0]}),	 // Templated LHS: ^\(.*\)$
      .sd0_dqm1_l			({sd0_dqm1_l[0]}),	 // Templated LHS: ^\(.*\)$
      .sd0_dqm2_l			({sd0_dqm2_l[0]}),	 // Templated LHS: ^\(.*\)$
      .sd0_dqm3_l			({sd0_dqm3_l[0]}),	 // Templated LHS: ^\(.*\)$
      .sd0_dqm4_l			({sd0_dqm4_l[0]}),	 // Templated LHS: ^\(.*\)$
      .sd0_dqm5_l			({sd0_dqm5_l[0]}),	 // Templated LHS: ^\(.*\)$
      .sd0_dqm6_l			({sd0_dqm6_l[0]}),	 // Templated LHS: ^\(.*\)$
      .sd0_dqm7_l			({sd0_dqm7_l[0]}),	 // Templated LHS: ^\(.*\)$
      .sd_ras_				({sd_ras_[0]}));		 // Templated LHS: ^\(.*\)$

endmodule

// Local Variables:
// verilog-auto-inst-template-numbers: lhs
// verilog-auto-inst-sort: t
// End: