File: autoinst_paramvalue.v

package info (click to toggle)
verilog-mode 20161124.fd230e6-2
  • links: PTS, VCS
  • area: main
  • in suites: buster, stretch
  • size: 3,764 kB
  • ctags: 5,143
  • sloc: lisp: 12,430; perl: 293; makefile: 146; sh: 35; fortran: 2
file content (68 lines) | stat: -rw-r--r-- 1,624 bytes parent folder | download
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
module  testmuxpv();
   # (parameter WIDTH = 32)
   (
    input wire [2:0]    /* synopsys enum cur_info */ sel,
    input wire [WIDTH-1:0] a,
    output reg [WIDTH-1:0] out
    );
endmodule

module  top_test();

   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire [WIDTH-1:0]	out;			// From testmuxpv_boo of testmuxpv.v, ..., Couldn't Merge
   // End of automatics

   //======================================================================

   /* testmuxpv AUTO_TEMPLATE (
    ) */

   testmuxpv #(.IGNORE((1)),
	       .WIDTH(  16  ),
	       .IGNORE2(2))
   testmuxpv_boo
     (/*AUTOINST*/
      // Outputs
      .out				(out[15:0]),
      // Inputs
      .sel				(sel[2:0]),
      .a				(a[15:0]));

   //======================================================================

   testmuxpv #(.IGNORE((1)),
	       .WIDTH(WIDTH),   // Make sure we don't recurse!
	       .IGNORE2(2))
   testmuxpv_boo
     (/*AUTOINST*/
      // Outputs
      .out				(out[WIDTH-1:0]),
      // Inputs
      .sel				(sel[2:0]),
      .a				(a[WIDTH-1:0]));

   //======================================================================
   // bug331: vl-width should correct when param values propagating

   /* testmuxpv AUTO_TEMPLATE (
    .a ({@"vl-width"{1'b0}}),
    ) */

   testmuxpv #(.IGNORE((1)),
	       .WIDTH(16),
	       .IGNORE2(2))
   testmuxpv_boo
     (/*AUTOINST*/
      // Outputs
      .out				(out[15:0]),
      // Inputs
      .sel				(sel[2:0]),
      .a				({16{1'b0}}));		 // Templated

endmodule

// Local Variables:
// verilog-auto-inst-param-value:t
// End: