1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
|
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2011 by Wilson Snyder.
// Reported by Julian Gorfajn <jig1@cornell.edu>
module autoinst_multitemplate ();
/*AUTOINPUT*/
// Beginning of automatic inputs (from unused autoinst inputs)
input Boo2; // To suba2 of SubB.v
input Boo3; // To suba3 of SubB.v
input a; // To suba2 of SubB.v
input b; // To suba3 of SubB.v
// End of automatics
/*AUTOOUTPUT*/
/*AUTOWIRE*/
wire [3:0] f4_dotnamed;
/*
SubB AUTO_TEMPLATE (
.b (Boo@),
);*/
SubB suba2 (/*AUTOINST*/
// Inputs
.a (a),
.b (Boo2)); // Templated
/*
SubB AUTO_TEMPLATE (
.a (Boo@),
);*/
SubB suba3 (/*AUTOINST*/
// Inputs
.a (Boo3), // Templated
.b (b));
// Test harness doesn't support expected errors
// /*
// SubUnused AUTO_TEMPLATE (
// .subunused (Boo@),
// );*/
endmodule
module SubB (input a,input b);
endmodule
// Local Variables:
// verilog-auto-template-warn-unused: t
// End:
|
