File: autoinst_unsigned_bug302.v

package info (click to toggle)
verilog-mode 20161124.fd230e6-2
  • links: PTS, VCS
  • area: main
  • in suites: buster, stretch
  • size: 3,764 kB
  • ctags: 5,143
  • sloc: lisp: 12,430; perl: 293; makefile: 146; sh: 35; fortran: 2
file content (23 lines) | stat: -rw-r--r-- 536 bytes parent folder | download 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
 
module autoinst_unsigned_bug302;

   Sub #(/*AUTOINSTPARAM*/) u_Abc
     (/*AUTOINST*/);

endmodule

module Sub
  #(
    parameter No1 = 6,
    parameter int unsigned No2                                                  // Parameter no. 2
                       = pa_Abc::No2,
    parameter bit          No3 [No1:0][No2-1:0]                                 // Parameter no. 3
                       = pa_Abc::No3
  )

   (
    input  logic ck,
    input  logic [No1-1:0][31:0] abc
    input  logic [No1-1:0][31:0] abc
    );

endmodule