File: autooutputevery_example.v

package info (click to toggle)
verilog-mode 20161124.fd230e6-2
  • links: PTS, VCS
  • area: main
  • in suites: buster, stretch
  • size: 3,764 kB
  • ctags: 5,143
  • sloc: lisp: 12,430; perl: 293; makefile: 146; sh: 35; fortran: 2
file content (15 lines) | stat: -rw-r--r-- 277 bytes parent folder | download 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
 
module ex_output_every (o,i,tempa,tempb)
  output o;
   input i;

   /*AUTOOUTPUTEVERY*/
   // Beginning of automatic outputs (every signal)
   output		tempa;
   output		tempb;
   // End of automatics

   wire  tempa = i;
   wire  tempb = tempa;
   wire  o = tempb;

endmodule