File: autoreset_eq_bug381.v

package info (click to toggle)
verilog-mode 20161124.fd230e6-2
  • links: PTS, VCS
  • area: main
  • in suites: buster, stretch
  • size: 3,764 kB
  • ctags: 5,143
  • sloc: lisp: 12,430; perl: 293; makefile: 146; sh: 35; fortran: 2
file content (29 lines) | stat: -rw-r--r-- 498 bytes parent folder | download 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
 
module t();

   logic [31:0] sum;
   logic [31:0] a;
   logic [31:0] b;
   reg [32:0] tmp;

   always @(posedge clk or negedge rst) begin
      if (!rst) begin
	 /*AUTORESET*/
	 // Beginning of autoreset for uninitialized flops
	 sum <= 32'h0;
	 // End of automatics
      end
      else begin
	 //reg [32:0] tmp;
	 tmp = a + b;
	 if (tmp[32])
	   sum <= 32'hffffffff;
	 else
	   sum <= tmp[31:0];
      end
   end

endmodule

// Local Variables:
// verilog-auto-reset-blocking-in-non: nil
// End: