File: autosense_add_or.v

package info (click to toggle)
verilog-mode 20161124.fd230e6-2
  • links: PTS, VCS
  • area: main
  • in suites: buster, stretch
  • size: 3,764 kB
  • ctags: 5,143
  • sloc: lisp: 12,430; perl: 293; makefile: 146; sh: 35; fortran: 2
file content (24 lines) | stat: -rw-r--r-- 340 bytes parent folder | download 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
 
module autosense_or(/*AUTOARG*/
   // Outputs
   x, y,
   // Inputs
   a, c
   );

   input a;
   input c;
   output x;
   output y;

   always @(a/*AUTOSENSE*/) begin
      x = a;
   end
   always @(a/*AUTOSENSE*/ or c) begin
      x = a | c;
   end
   //   always @(a or/*AUTOSENSE*/c) begin
   //      x = a | c;
   //   end

endmodule