File: autosense_venkataramanan_begin.v

package info (click to toggle)
verilog-mode 20161124.fd230e6-2
  • links: PTS, VCS
  • area: main
  • in suites: buster, stretch
  • size: 3,764 kB
  • ctags: 5,143
  • sloc: lisp: 12,430; perl: 293; makefile: 146; sh: 35; fortran: 2
file content (18 lines) | stat: -rw-r--r-- 352 bytes parent folder | download 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
 

module autosense_venkataramanan_begin(/*AUTOARG*/);

   reg a,b;

   always @(/*AUTOSENSE*/b or i) // I didn't expect to get "i" in AUTOSENSE
     begin : label
	integer i, j;
	for (i=0; i<= 3; i = i + 1)
	  vec[i] = b;
     end

endmodule

// Local Variables:
// verilog-auto-sense-defines-constant: t
// verilog-auto-sense-include-inputs: t
// End: