File: autowire_merge_bug303.v

package info (click to toggle)
verilog-mode 20161124.fd230e6-2
  • links: PTS, VCS
  • area: main
  • in suites: buster, stretch
  • size: 3,764 kB
  • ctags: 5,143
  • sloc: lisp: 12,430; perl: 293; makefile: 146; sh: 35; fortran: 2
file content (48 lines) | stat: -rw-r--r-- 906 bytes parent folder | download
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
module TOP (/*AUTOARG*/
   // Outputs
   SIG_NAMEB, SIG_NAMEA
   )
   /*AUTOOUTPUT*/
   // Beginning of automatic outputs (from unused autoinst outputs)
   output [223:0]	SIG_NAMEA;		// From A of A.v, ...
   output [FOO*2:0]	SIG_NAMEB;		// From C of C.v
   // End of automatics
   /*AUTOINPUT*/
   /*AUTOWIRE*/

   A A(/*AUTOINST*/
       // Outputs
       .SIG_NAMEA			(SIG_NAMEA[224*1-1:128*1]));
   B B(/*AUTOINST*/
       // Outputs
       .SIG_NAMEA			(SIG_NAMEA[127:0]));
   C C(/*AUTOINST*/
       // Outputs
       .SIG_NAMEB			(SIG_NAMEB[FOO*4-2*1:0]));
endmodule

module A(/*AUTOARG*/
   // Outputs
   SIG_NAMEA
   );
   output [224*1-1:128*1] SIG_NAMEA;
   //output [223:128] SIG_NAMEA;
endmodule


module B(/*AUTOARG*/
   // Outputs
   SIG_NAMEA
   );
   output [127:0] SIG_NAMEA;
endmodule


module C(/*AUTOARG*/
   // Outputs
   SIG_NAMEB
   );
   output [FOO*4-2*1:0] SIG_NAMEB;
endmodule