File: autowire_real.v

package info (click to toggle)
verilog-mode 20161124.fd230e6-2
  • links: PTS, VCS
  • area: main
  • in suites: buster, stretch
  • size: 3,764 kB
  • ctags: 5,143
  • sloc: lisp: 12,430; perl: 293; makefile: 146; sh: 35; fortran: 2
file content (29 lines) | stat: -rw-r--r-- 359 bytes parent folder | download 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
 
module sc_top (
  input var real  Tx_vcm,
  input var real  i_DAC_in,
  input           i_Tx_SC_en,
  output var real Tx_vsc
);

endmodule


module cm_top (
  input           i_Tx_CM_en,
  output var real Tx_vcm
);

endmodule

module top (
/*AUTOOUTPUT*/
/*AUTOINPUT*/
);

/*AUTOWIRE*/

cm_top cm_buf (/*AUTOINST*/);

sc_top sc_buf (/*AUTOINST*/);

endmodule