DEBSOURCES
Skip Quicknav
sources / verilog-mode / 20161124.fd230e6-2 / tests / batch_prof_cell.v
1234
module batch_prof_cell(Z,A,B); output Z; input A, B; endmodule