DEBSOURCES
Skip Quicknav
sources / verilog-mode / 20161124.fd230e6-2 / tests / indent_comments.v
1234567
module dummy ( input wire xx, output wire yy, // comment with paren ) adsfasdf ouput wire zz); // oops - matched paren in comment!! endmodule // dummy