File: indent_decl.v

package info (click to toggle)
verilog-mode 20161124.fd230e6-2
  • links: PTS, VCS
  • area: main
  • in suites: buster, stretch
  • size: 3,764 kB
  • ctags: 5,143
  • sloc: lisp: 12,430; perl: 293; makefile: 146; sh: 35; fortran: 2
file content (9 lines) | stat: -rw-r--r-- 270 bytes parent folder | download 
1
2
3
4
5
6
7
8
9
 
module foo;
   input a;
   input b;
   input [1:0] cfg_dev_i; // Config Device: 0b00 = Pangu, 0b01 = Switch
   output switch_idsel_o; // Switch PCI IDSEL
   output pangu_idsel_o;                    // Pangu PCI IDSEL
   output wire g;
   inout wire  h;
endmodule // foo