File: indent_foreach.v

package info (click to toggle)
verilog-mode 20161124.fd230e6-2
  • links: PTS, VCS
  • area: main
  • in suites: buster, stretch
  • size: 3,764 kB
  • ctags: 5,143
  • sloc: lisp: 12,430; perl: 293; makefile: 146; sh: 35; fortran: 2
file content (14 lines) | stat: -rw-r--r-- 265 bytes parent folder | download 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
 
`ifndef FOO
 `define FOO
module foo;
   reg [31:0] payload [255:0];
   reg [7:0]  index;
   
   always @ (b) begin
      foreach (1) begin
	 @(router.cb);
      end // foreach (1)
   end // always @ (b)
endmodule // foo
`else // !`ifndef FOO
`endif // !`ifndef FOO