DEBSOURCES
Skip Quicknav
sources / verilog-mode / 20161124.fd230e6-2 / tests / indent_param.v
123456789101112131415
module example_block #( parameter PARAM = 1, FOO = 2, BARFLUG = 4, G = 5, ) (// I/O input reset_n, input clk input a, b, output reg c ); endmodule