1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
|
module foo;
// for each additional in-air txmacphy byte
task nextTxByte();
TxByteCnt++;
TxLastByteTime = $time;
endtask // nextTxByte
task automatic blah();
t;
endtask // blah
function static foo();
foo = 1;
endfunction // foo
// start counting when txmacphy sees first in-air byte
task firstTxByte();
TxByteCnt = 1;
TxFirstByteTime = $time;
TxLastByteTime = $time;
endtask // firstTxByte
// outputs the overall performance of the RX path in Mbps (MBits per second)
task printRxPerformance();
integer ibps;
real Mbps;
if( RxByteCnt && systemTop.intMonitor.frgRxedCnt >= 2 ) begin
ibps =
(RxByteCnt*8*1000000000)/(RxLastByteTime-RxFirstByteTime);
Mbps = ibps/1000000;
$display("%t: %s - RX average performance: %fMbps (Mbits/sec)",
$time, myName, Mbps );
end
else
$display("%t: %s - Requires >= 2 RX frames in order to measure performance", $time, myName);
endtask // printRxPerformance
endmodule // foo
class a;
virtual function void foo();
foo = 2;
endfunction // void
extern function void bar();
function fred();
aaa;
endfunction // fred
task foo;
endtask // endtask
virtual task foo;
endtask // endtask
generate g;
endgenerate
covergroup g;
endgroup // g
property p;
endproperty
sequence s;
endsequence // s
clocking c;
endclocking // c
function f;
endfunction //
virtual function f;
endfunction //
protected function f;
endfunction //
endclass // a
class base_test extends uvm_test;
`uvm_component_utils(base_test)
typedef virtual my_if my_vif_t;
// A task definition starting with the virtual keyword should not be
// detected as a declaration. This issue is seen when an attempt to indent
// each declaration is done (when the verilog-auto-lineup variable is set
// to 'declarations).
// In other words, the "task" in "virtual task" below must not be
// aligned with "my_if" in the "typedef virtual my_if.." line above.
virtual task run_phase(uvm_phase phase);
super.run_phase(phase);
endtask // run_phase
endclass // base_test
|
