File: indent_unique_case-2.v

package info (click to toggle)
verilog-mode 20161124.fd230e6-2
  • links: PTS, VCS
  • area: main
  • in suites: buster, stretch
  • size: 3,764 kB
  • ctags: 5,143
  • sloc: lisp: 12,430; perl: 293; makefile: 146; sh: 35; fortran: 2
file content (52 lines) | stat: -rw-r--r-- 1,154 bytes parent folder | download
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
module testmod ();
   always_comb begin
      unique case (eeee)
        ZERO[1:0] : begin
           a = 1;
        end // case: ZERO[1:0]
	
	ONE[1:0] : begin
           a = 1;
	end // case: ONE[1:0]
	
	TWO[1:0] : begin
           a = 1;
	end // case: TWO[1:0]
	THREE[1:0] : begin
           a = 1;
	end // case: THREE[1:0]
      endcase // unique case (eeee)
   end // always_comb
   
   always_ff @ (posedge clk) begin
      if (reset) begin
         current_state <= `TQ STATE0;
      end // if (reset)
      else begin
         priority case (current_state)
           STATE0 : begin
              current_state <= `TQ STATE3;
           end // case: STATE0
	   
           STATE1 : begin
              current_state <= `TQ STATE3;
           end // case: STATE1
	   
           STATE2 : begin
              current_state <= `TQ STATE3;
           end // case: STATE2
	   
           STATE3 : begin
              current_state <= `TQ STATE0;
           end // case: STATE3
	   
           default : current_state <= `TQ STATE0;
	 endcase // priority case (current_state)
      end // else: !if(reset)
   end // always_ff @

endmodule // testmod