File: reversed_bits.v

package info (click to toggle)
verilog-mode 20161124.fd230e6-2
  • links: PTS, VCS
  • area: main
  • in suites: buster, stretch
  • size: 3,764 kB
  • ctags: 5,143
  • sloc: lisp: 12,430; perl: 293; makefile: 146; sh: 35; fortran: 2
file content (39 lines) | stat: -rw-r--r-- 527 bytes parent folder | download 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
 
module lbnsub
  (/*AUTOARG*/
   // Outputs
   outgo,
   // Inputs
   income
   );

   input	[7:4]	income;
   output [7:4] 	outgo;

   wire [7:4] 		outgo = income;

endmodule

module lbm
  (/*AUTOARG*/
   // Outputs
   outgo,
   // Inputs
   income
   );

   input	[7:4]	income;
   output [7:4] 	outgo;

   /*
    lbnsub AUTO_TEMPLATE (
    // Inputs
    .income	(income[4:7]));
    */

   lbnsub lbnsub	(/*AUTOINST*/
			 // Outputs
			 .outgo			(outgo[7:4]),
			 // Inputs
			 .income		(income[4:7]));	 // Templated
endmodule