File: singh.v

package info (click to toggle)
verilog-mode 20161124.fd230e6-2
  • links: PTS, VCS
  • area: main
  • in suites: buster, stretch
  • size: 3,764 kB
  • ctags: 5,143
  • sloc: lisp: 12,430; perl: 293; makefile: 146; sh: 35; fortran: 2
file content (52 lines) | stat: -rw-r--r-- 1,050 bytes parent folder | download
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
// HERE IS THE TEST CASE
module bt (/*AUTOARG*/
   // Outputs
   out,
   // Inputs
   in
   );
   input [7:0] in;
   output [7:0] out;

   wire [7:0] 	out = ~in;
endmodule // bottm

module top (/*AUTOARG*/
   // Outputs
   outgo,
   // Inputs
   incom
   );
   input [31:0] incom;
   output [31:0] outgo;

   /* bt  AUTO_TEMPLATE (
    .in (incom[@"(+ (* 8 @) 7)":@"(* 8 @)"]),
    .out (outgo[@"(concat (int-to-string (+ (* 8 @) 7)) \":\" (int-to-string ( * 8 @)))"]));
    */

   bt BT0 (/*AUTOINST*/
	   // Outputs
	   .out				(outgo[7:0]),		 // Templated
	   // Inputs
	   .in				(incom[7:0]));		 // Templated
   bt BT1 (/*AUTOINST*/
	   // Outputs
	   .out				(outgo[15:8]),		 // Templated
	   // Inputs
	   .in				(incom[15:8]));		 // Templated
   bt BT2 (/*AUTOINST*/
	   // Outputs
	   .out				(outgo[23:16]),		 // Templated
	   // Inputs
	   .in				(incom[23:16]));		 // Templated
   bt BT3 (/*AUTOINST*/
	   // Outputs
	   .out				(outgo[31:24]),		 // Templated
	   // Inputs
	   .in				(incom[31:24]));		 // Templated

endmodule // top