1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
|
// This file ONLY is placed into the Public Domain, for any use,
// without warranty, 2012 by brad Dobbie.
module mod;
submod #
(.VEC_W(8),
.IDX_W($clog2(VEC_W)))
submod
(/*AUTOINST*/
// Outputs
.idx (idx[2:0]),
// Inputs
.vec (vec[7:0]));
endmodule
module submod (/*AUTOARG*/
// Outputs
idx,
// Inputs
vec
);
parameter VEC_W = 32;
parameter IDX_W = $clog2(VEC_W);
input [VEC_W-1:0] vec;
output [IDX_W-1:0] idx;
endmodule
// Local Variables:
// verilog-auto-inst-param-value:t
// End:
|
