1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
|
module autoinst_name_bug245 (
);
/*AUTOINPUT*/
// Beginning of automatic inputs (from unused autoinst inputs)
input \escaped*dot*named ; // To sub of Sub.v
input logic clk; // To sub of Sub.v
// End of automatics
/*AUTOOUTPUT*/
// Beginning of automatic outputs (from unused autoinst outputs)
output [2:0] a_NO; // From sub of Sub.v
output [1:0] bign2_dotnamed; // From sub of Sub.v
output c_dotnamed; // From sub of Sub.v
output d_NO; // From sub of Sub.v
output etmp_dotnamed; // From sub of Sub.v
output [3:0] f4_dotnamed; // From sub of Sub.v
// End of automatics
/*AUTOWIRE*/
wire [3:0] f4_dotnamed;
/*Sub AUTO_TEMPLATE (
.dtmp_NO (d_NO),
.etmp_dotnamed (etmp_dotnamed),
);*/
Sub sub (
.bign1_dotnamed,
// Outputs
.bign2_dotnamed,
/*AUTOINST*/
// Outputs
.a_NO (a_NO[2:0]),
.f4_dotnamed,
.c_dotnamed,
.dtmp_NO (d_NO), // Templated
.etmp_dotnamed, // Templated
// Inputs
.clk,
.\escaped*dot*named );
endmodule
module Sub
(
input logic clk,
output [2:0] a_NO,
output [3:0] f4_dotnamed,
output bign1_dotnamed,
output [1:0] bign2_dotnamed,
output c_dotnamed,
output dtmp_NO,
output etmp_dotnamed,
input \escaped*dot*named
);
endmodule
// Local Variables:
// verilog-auto-inst-dot-name: t
// verilog-auto-inst-vector: nil
// End:
module autoinst_name_bug245 (
);
/*AUTOINPUT*/
// Beginning of automatic inputs (from unused autoinst inputs)
input \escaped*dot*named ; // To sub of Sub.v
input logic clk; // To sub of Sub.v
// End of automatics
/*AUTOOUTPUT*/
// Beginning of automatic outputs (from unused autoinst outputs)
output [2:0] a_NO; // From sub of Sub.v
output [1:0] bign2_dotnamed; // From sub of Sub.v
output c_dotnamed; // From sub of Sub.v
output d_NO; // From sub of Sub.v
output etmp_dotnamed; // From sub of Sub.v
output [3:0] f4_dotnamed; // From sub of Sub.v
// End of automatics
/*AUTOWIRE*/
wire [3:0] f4_dotnamed;
/*Sub AUTO_TEMPLATE (
.dtmp_NO (d_NO),
.etmp_dotnamed (etmp_dotnamed),
);*/
Sub sub (
.bign1_dotnamed,
// Outputs
.bign2_dotnamed,
/*AUTOINST*/
// Outputs
.a_NO (a_NO[2:0]),
.f4_dotnamed,
.c_dotnamed,
.dtmp_NO (d_NO), // Templated
.etmp_dotnamed, // Templated
// Inputs
.clk,
.\escaped*dot*named );
endmodule
module Sub
(
input logic clk,
output [2:0] a_NO,
output [3:0] f4_dotnamed,
output bign1_dotnamed,
output [1:0] bign2_dotnamed,
output c_dotnamed,
output dtmp_NO,
output etmp_dotnamed,
input \escaped*dot*named
);
endmodule
// Local Variables:
// verilog-auto-inst-dot-name: t
// verilog-auto-inst-vector: nil
// End:
module autoinst_name_bug245 (
);
/*AUTOINPUT*/
// Beginning of automatic inputs (from unused autoinst inputs)
input \escaped*dot*named ; // To sub of Sub.v
input logic clk; // To sub of Sub.v
// End of automatics
/*AUTOOUTPUT*/
// Beginning of automatic outputs (from unused autoinst outputs)
output [2:0] a_NO; // From sub of Sub.v
output [1:0] bign2_dotnamed; // From sub of Sub.v
output c_dotnamed; // From sub of Sub.v
output d_NO; // From sub of Sub.v
output etmp_dotnamed; // From sub of Sub.v
output [3:0] f4_dotnamed; // From sub of Sub.v
// End of automatics
/*AUTOWIRE*/
wire [3:0] f4_dotnamed;
/*Sub AUTO_TEMPLATE (
.dtmp_NO (d_NO),
.etmp_dotnamed (etmp_dotnamed),
);*/
Sub sub (
.bign1_dotnamed,
// Outputs
.bign2_dotnamed,
/*AUTOINST*/
// Outputs
.a_NO (a_NO[2:0]),
.f4_dotnamed,
.c_dotnamed,
.dtmp_NO (d_NO), // Templated
.etmp_dotnamed, // Templated
// Inputs
.clk,
.\escaped*dot*named );
endmodule
module Sub
(
input logic clk,
output [2:0] a_NO,
output [3:0] f4_dotnamed,
output bign1_dotnamed,
output [1:0] bign2_dotnamed,
output c_dotnamed,
output dtmp_NO,
output etmp_dotnamed,
input \escaped*dot*named
);
endmodule
// Local Variables:
// verilog-auto-inst-dot-name: t
// verilog-auto-inst-vector: nil
// End:
|
