File: autoreset_dever.v

package info (click to toggle)
verilog-mode 20161124.fd230e6-2
  • links: PTS, VCS
  • area: main
  • in suites: buster, stretch
  • size: 3,764 kB
  • ctags: 5,143
  • sloc: lisp: 12,430; perl: 293; makefile: 146; sh: 35; fortran: 2
file content (52 lines) | stat: -rw-r--r-- 1,376 bytes parent folder | download
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
module x;
   always @(posedge piclk) begin
      if (k_i_reset) begin
         /*AUTORESET*/
         // Beginning of autoreset for uninitialized flops
         idat_ICErrData_i3 <= 1'h0;
         // End of automatics
      end
      else begin
         idat_ICErrData_i3 <= idat_way0_i2[1*OPCWID-1:0*OPCWID];
      end
   end
   
   // 2010-04-08
   localparam MPND  = 5;
   always @(posedge usclk)
     if (~sso_srst_n) begin
        /*AUTORESET*/
        // Beginning of autoreset for uninitialized flops
        rd_dat_s4 <= 1'h0;
        sel_s3    <= 1'h0;
        // End of automatics
     end
     else begin
        sel_s3    <= adr_s2[MIDX];
        rd_dat_s4 <= (sel_s3 == 1'h0 ? rd_dat0_s3[MPND:0]
                      :                rd_dat1_s3[MPND:0]);
     end
   
   // 2010-04-15
   integer i;
   always @(posedge usclk)
     if (~sso_srst_n) begin
        for (int j=0; j<10; j++) blob[j] <= 0;
        /*AUTORESET*/
        // Beginning of autoreset for uninitialized flops
        zsv <= 1'h0;
        zz  <= 1'h0;
        // End of automatics
     end
     else begin
        for (i=0; i<10; i++) blob[i] <= blob[i+1];
        for (i=0; i<10; i++) zz <= 1;
        for (int isv=0; isv<10; isv++) zsv <= 1;
     end
   
   always @(/*AS*/in) begin
      for (i=0; i<10; i++) zz <= in;
      for (int isv=0; isv<10; isv++) zsv <= in;
   end
   
endmodule