File: gorfajn.v

package info (click to toggle)
verilog-mode 20161124.fd230e6-2
  • links: PTS, VCS
  • area: main
  • in suites: buster, stretch
  • size: 3,764 kB
  • ctags: 5,143
  • sloc: lisp: 12,430; perl: 293; makefile: 146; sh: 35; fortran: 2
file content (12 lines) | stat: -rw-r--r-- 470 bytes parent folder | download 
1
2
3
4
5
6
7
8
9
10
11
12
 
module x;
   always @(/*autosense*/d32S_CurCcbH or ramS_CcbBaseH or ramS_ccbsizeH)
     begin
        case (ramS_ccbsizeH)
          2'b00 : ramS_CcbAddH  = {2'b00, d32S_CurCcbH };
          2'b01 : ramS_CcbAddH  = {1'b0, d32S_CurCcbH, 1'b0};
          2'b10 : ramS_CcbAddH  = {d32S_CurCcbH, 2'b00};
          2'b11 : ramS_CcbAddH  = {d32S_CurCcbH, 2'b00}; // unused
        endcase
        ramS_CcbAddresH  = {10'h000, ramS_CcbAddH} + ramS_CcbBaseH;
     end
endmodule