File: indent_2.v

package info (click to toggle)
verilog-mode 20161124.fd230e6-2
  • links: PTS, VCS
  • area: main
  • in suites: buster, stretch
  • size: 3,764 kB
  • ctags: 5,143
  • sloc: lisp: 12,430; perl: 293; makefile: 146; sh: 35; fortran: 2
file content (18 lines) | stat: -rw-r--r-- 329 bytes parent folder | download 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
 
module foo(reg_input_signal_name,a,b,c,d,e);
   // foo bar
   output            c;//this is a comment
   
   
   reg               foo;
   //a
   
   /*  jj
    KK */
   reg               foo;
   output reg        /*   */ signed d;
   output reg signed e; /* so is this */
   
   reg [31:0]        blather;
   
endmodule // foo