File: indent_immediate_assertion.sv

package info (click to toggle)
verilog-mode 20161124.fd230e6-2
  • links: PTS, VCS
  • area: main
  • in suites: buster, stretch
  • size: 3,764 kB
  • ctags: 5,143
  • sloc: lisp: 12,430; perl: 293; makefile: 146; sh: 35; fortran: 2
file content (27 lines) | stat: -rw-r--r-- 570 bytes parent folder | download 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
 
// Issue 949 - Indenting SVA assert final block broken
module tb;
   begin
      a0: assert final (data0 == 1) else
        $error;
   end
endmodule


// Now check for other types of immediate assertion
module tb;
   always @(abcd) begin
      
      // simple immediate assert statement
      assert (xyz) a  = b;
      
      // deferred immediate cover statement w/ #0
      if(x)
        cover #0 (efg)
          $display("covered");
      
      // deferred immedate assume statement w/ final
      assume final (abcd) else
        $display();
   end
   
endmodule