File: indent_property.v

package info (click to toggle)
verilog-mode 20161124.fd230e6-2
  • links: PTS, VCS
  • area: main
  • in suites: buster, stretch
  • size: 3,764 kB
  • ctags: 5,143
  • sloc: lisp: 12,430; perl: 293; makefile: 146; sh: 35; fortran: 2
file content (65 lines) | stat: -rw-r--r-- 1,262 bytes parent folder | download
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
module foo();
   initial begin
      a;
   end
   
   always @(a) begin
      b;
   end
   task a (a);
      begin
         a      = f;
         a      = f;
         d     <= 89;
         sdf    = sdf;
         adada  = > asda;
         d     ->> g;
         aasd  <<<= 3;
         ccc   %= 6;
         d     *= b;
         g     -= c;
      end
   endtask // a
   
   
   property p_3;
      a  = > ##3 !a;
      a |=> ##1 !a;
      a |-> ##2 !a;
   endproperty
   property p_2;
      @(posedge clk) b |-> ##1 c;
   endproperty
   property p_1;
      @(posedge clk) a |-> b;
   endproperty
   
   initial d;
   
   //   ap_1 assert property (p_1);  FIXME
   //   ap_2 assert property (p_2);
   
   property p_lane_output_change_on_input_change;
      @(negedge test_clk)
        disable iff (ana_byp == 0)
          !$stable(lane_inputs) |-> !$stable(lane_outputs);
   endproperty
   
   // Issue #940 - '=' in |=> , #=#, and [=n] operators should not mis-indent next line of continued expression
   property p_nonSequential;
      a |-> b[=n] ##0
        c;
   endproperty
   
   property p_nonOverlapFollowedBy;
      a #=# 
        c;
   endproperty
   
   property p_nonBlockingImplication;
      a |=> b[*n] ##0
        c;
   endproperty
   
   
endmodule