File: mac_autosense_dot.v

package info (click to toggle)
verilog-mode 20161124.fd230e6-2
  • links: PTS, VCS
  • area: main
  • in suites: buster, stretch
  • size: 3,764 kB
  • ctags: 5,143
  • sloc: lisp: 12,430; perl: 293; makefile: 146; sh: 35; fortran: 2
file content (9 lines) | stat: -rw-r--r-- 282 bytes parent folder | download 
1
2
3
4
5
6
7
8
9
 
//From: Michael McNamara <mac@verilog.com>
//Date: Tue, 27 Jun 2000 04:38:32 -0700 (PDT)
module x;
   
   always @ (/*AS*/top.agc_tool.adc_dta_i or top.agc_tool.adc_preagc_dta_i) begin
      agctoolerr  = top.agc_tool.adc_dta_i / top.agc_tool.adc_preagc_dta_i;
   end
   
endmodule