1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
|
# Copyright (C) 2015-2017 Apple Inc. All rights reserved.
#
# Redistribution and use in source and binary forms, with or without
# modification, are permitted provided that the following conditions
# are met:
# 1. Redistributions of source code must retain the above copyright
# notice, this list of conditions and the following disclaimer.
# 2. Redistributions in binary form must reproduce the above copyright
# notice, this list of conditions and the following disclaimer in the
# documentation and/or other materials provided with the distribution.
#
# THIS SOFTWARE IS PROVIDED BY APPLE INC. AND ITS CONTRIBUTORS ``AS IS''
# AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
# THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
# PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL APPLE INC. OR ITS CONTRIBUTORS
# BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
# CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
# SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
# INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
# CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
# ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF
# THE POSSIBILITY OF SUCH DAMAGE.
# Syllabus:
#
# Examples of some roles, types, and widths:
# U:G:32 => use of the low 32 bits of a general-purpose register or value
# D:G:32 => def of the low 32 bits of a general-purpose register or value
# UD:G:32 => use and def of the low 32 bits of a general-purpose register or value
# U:G:64 => use of the low 64 bits of a general-purpose register or value
# ZD:G:32 => def of all bits of a general-purpose register, where all but the low 32 bits are guaranteed to be zeroed.
# UA:G:Ptr => UseAddr (see comment in Arg.h)
# U:F:32 => use of a float register or value
# U:F:64 => use of a double register or value
# D:F:32 => def of a float register or value
# UD:F:32 => use and def of a float register or value
# S:F:32 => scratch float register.
#
# Argument kinds:
# Tmp => temporary or register
# Imm => 32-bit immediate int
# BigImm => TrustedImm64 on 64-bit targets, TrustedImm32 on 32-bit targets
# Addr => address as temporary/register+offset
# Index => BaseIndex address
# Abs => AbsoluteAddress
#
# The parser views these things as keywords, and understands that they fall into two distinct classes
# of things. So, although this file uses a particular indentation style, none of the whitespace or
# even newlines are meaningful to the parser. For example, you could write:
#
# Foo42 U:G:32, UD:F:32 Imm, Tmp Addr, Tmp
#
# And the parser would know that this is the same as:
#
# Foo42 U:G:32, UD:F:32
# Imm, Tmp
# Addr, Tmp
#
# I.e. a two-form instruction that uses a GPR or an int immediate and uses+defs a float register.
#
# Any opcode or opcode form can be preceded with an architecture list, which restricts the opcode to the
# union of those architectures. For example, if this is the only overload of the opcode, then it makes the
# opcode only available on x86_64:
#
# x86_64: Fuzz UD:G:64, D:G:64
# Tmp, Tmp
# Tmp, Addr
#
# But this only restricts the two-operand form, the other form is allowed on all architectures:
#
# x86_64: Fuzz UD:G:64, D:G:64
# Tmp, Tmp
# Tmp, Addr
# Fuzz UD:G:Ptr, D:G:Ptr, U:F:Ptr
# Tmp, Tmp, Tmp
# Tmp, Addr, Tmp
#
# And you can also restrict individual forms:
#
# Thingy UD:G:32, D:G:32
# Tmp, Tmp
# arm64: Tmp, Addr
#
# Additionally, you can have an intersection between the architectures of the opcode overload and the
# form. In this example, the version that takes an address is only available on armv7 while the other
# versions are available on armv7 or x86_64:
#
# x86_64 armv7: Buzz U:G:32, UD:F:32
# Tmp, Tmp
# Imm, Tmp
# armv7: Addr, Tmp
#
# Finally, you can specify architectures using helpful architecture groups. Here are all of the
# architecture keywords that we support:
#
# x86: means x86-32 or x86-64.
# x86_32: means just x86-32.
# x86_64: means just x86-64.
# arm: means armv7 or arm64.
# armv7: means just armv7.
# arm64: means just arm64.
# 32: means x86-32 or armv7.
# 64: means x86-64 or arm64.
# Note that the opcodes here have a leading capital (Add32) but must correspond to MacroAssembler
# API that has a leading lower-case (add32).
Nop
Add32 U:G:32, U:G:32, ZD:G:32
Imm, Tmp, Tmp
Tmp, Tmp, Tmp
Add32 U:G:32, UZD:G:32
Tmp, Tmp
x86: Imm, Addr
x86: Imm, Index
Imm, Tmp
x86: Addr, Tmp
x86: Index, Tmp
x86: Tmp, Addr
x86: Tmp, Index
arm64: AddZeroExtend64 U:G:64, U:G:32, D:G:64
Tmp, Tmp*, Tmp
arm64: AddSignExtend64 U:G:64, U:G:32, D:G:64
Tmp, Tmp*, Tmp
x86: Add8 U:G:8, UD:G:8
Imm, Addr
Imm, Index
Tmp, Addr
Tmp, Index
x86: Add16 U:G:16, UD:G:16
Imm, Addr
Imm, Index
Tmp, Addr
Tmp, Index
64: Add64 U:G:64, UD:G:64
Tmp, Tmp
x86: Imm, Addr
x86: Imm, Index
Imm, Tmp
x86: Addr, Tmp
x86: Index, Tmp
x86: Tmp, Addr
x86: Tmp, Index
64: Add64 U:G:64, U:G:64, D:G:64
Imm, Tmp, Tmp
Tmp, Tmp, Tmp
# note that this pseudoinstruction (and others like it) exist right now because
# air doesn't track live flags: we do support 64-bit addition on e.g. armv7
# using `adc` (add-with-carry)--however we must gurantee that Air does not
# change anything to disrupt the carry flag between the two adc instructions;
# so, for now, they are fused as this Add64
32: Add64 U:G:32, U:G:32, U:G:32, U:G:32, D:G:32, D:G:32
Tmp, Tmp, Tmp, Tmp, Tmp, Tmp
AddDouble U:F:64, U:F:64, D:F:64
Tmp, Tmp, Tmp
x86: Addr, Tmp, Tmp
x86: Tmp, Addr, Tmp
x86: Index, Tmp, Tmp
x86: AddDouble U:F:64, UD:F:64
Tmp, Tmp
Addr, Tmp
AddFloat U:F:32, U:F:32, D:F:32
Tmp, Tmp, Tmp
x86: Addr, Tmp, Tmp
x86: Tmp, Addr, Tmp
x86: Index, Tmp, Tmp
x86: AddFloat U:F:32, UD:F:32
Tmp, Tmp
Addr, Tmp
Sub32 U:G:32, UZD:G:32
Tmp, Tmp
x86: Imm, Addr
x86: Imm, Index
Imm, Tmp
x86: Addr, Tmp
x86: Index, Tmp
x86: Tmp, Addr
x86: Tmp, Index
arm: Sub32 U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Tmp
Tmp, Imm, Tmp
64: Sub64 U:G:64, UD:G:64
Tmp, Tmp
x86: Imm, Addr
x86: Imm, Index
Imm, Tmp
x86: Addr, Tmp
x86: Index, Tmp
x86: Tmp, Addr
x86: Tmp, Index
arm64: Sub64 U:G:64, U:G:64, D:G:64
Tmp, Tmp, Tmp
Tmp, Imm, Tmp
# note see note above, on Add64
32: Sub64 U:G:32, U:G:32, U:G:32, U:G:32, D:G:32, ED:G:32
Tmp, Tmp, Tmp, Tmp, Tmp, Tmp
SubDouble U:F:64, U:F:64, D:F:64
arm x86_64_avx: Tmp, Tmp, Tmp
x86: Tmp, Addr, Tmp
x86: Tmp, Index, Tmp
x86: SubDouble U:F:64, UD:F:64
Tmp, Tmp
Addr, Tmp
SubFloat U:F:32, U:F:32, D:F:32
arm x86_64_avx: Tmp, Tmp, Tmp
x86: Tmp, Addr, Tmp
x86: Tmp, Index, Tmp
x86: SubFloat U:F:32, UD:F:32
Tmp, Tmp
Addr, Tmp
Neg32 UZD:G:32
Tmp
x86: Addr
x86: Index
64: Neg64 UD:G:64
Tmp
x86: Addr
x86: Index
arm: NegateDouble U:F:64, D:F:64
Tmp, Tmp
arm: NegateFloat U:F:32, D:F:32
Tmp, Tmp
Mul32 U:G:32, UZD:G:32
Tmp, Tmp
x86: Addr, Tmp
Mul32 U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Tmp
x86: Addr, Tmp, Tmp
x86: Tmp, Addr, Tmp
x86: Imm, Tmp, Tmp
32: UMull32 U:G:32, U:G:32, ZD:G:32, ZD:G:32
Tmp, Tmp, Tmp, Tmp
64: Mul64 U:G:64, UD:G:64
Tmp, Tmp
64: Mul64 U:G:64, U:G:64, D:G:64
Tmp, Tmp, Tmp
arm64: MultiplyAdd32 U:G:32, U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Tmp, Tmp
arm64: MultiplyAdd64 U:G:64, U:G:64, U:G:64, D:G:64
Tmp, Tmp, Tmp, Tmp
arm64: MultiplyAddSignExtend32 U:G:32, U:G:32, U:G:64, D:G:64
Tmp, Tmp, Tmp, Tmp
arm64: MultiplyAddZeroExtend32 U:G:32, U:G:32, U:G:64, D:G:64
Tmp, Tmp, Tmp, Tmp
arm64: MultiplySub32 U:G:32, U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Tmp, Tmp
arm64: MultiplySub64 U:G:64, U:G:64, U:G:64, D:G:64
Tmp, Tmp, Tmp, Tmp
arm64: MultiplySubSignExtend32 U:G:32, U:G:32, U:G:64, D:G:64
Tmp, Tmp, Tmp, Tmp
arm64: MultiplySubZeroExtend32 U:G:32, U:G:32, U:G:64, D:G:64
Tmp, Tmp, Tmp, Tmp
arm64: MultiplyNeg32 U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Tmp
arm64: MultiplyNeg64 U:G:64, U:G:64, ZD:G:64
Tmp, Tmp, Tmp
arm64: MultiplyNegSignExtend32 U:G:32, U:G:32, D:G:64
Tmp, Tmp, Tmp
arm64: MultiplyNegZeroExtend32 U:G:32, U:G:32, D:G:64
Tmp, Tmp, Tmp
arm64: MultiplySignExtend32 U:G:32, U:G:32, D:G:64
Tmp, Tmp, Tmp
arm64: MultiplyZeroExtend32 U:G:32, U:G:32, D:G:64
Tmp, Tmp, Tmp
arm64: Div32 U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Tmp
arm64: UDiv32 U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Tmp
arm64: Div64 U:G:64, U:G:64, D:G:64
Tmp, Tmp, Tmp
arm64: UDiv64 U:G:64, U:G:64, D:G:64
Tmp, Tmp, Tmp
MulDouble U:F:64, U:F:64, D:F:64
Tmp, Tmp, Tmp
x86: Addr, Tmp, Tmp
x86: Tmp, Addr, Tmp
x86: Index, Tmp, Tmp
x86: MulDouble U:F:64, UD:F:64
Tmp, Tmp
Addr, Tmp
MulFloat U:F:32, U:F:32, D:F:32
Tmp, Tmp, Tmp
x86: Addr, Tmp, Tmp
x86: Tmp, Addr, Tmp
x86: Index, Tmp, Tmp
x86: MulFloat U:F:32, UD:F:32
Tmp, Tmp
Addr, Tmp
arm64: MultiplyNegDouble U:F:64, U:F:64, D:F:64
Tmp, Tmp, Tmp
arm64: MultiplyNegFloat U:F:32, U:F:32, D:F:32
Tmp, Tmp, Tmp
arm x86_64_avx: DivDouble U:F:64, U:F:64, D:F:64
Tmp, Tmp, Tmp
x86: DivDouble U:F:64, UD:F:64
Tmp, Tmp
Addr, Tmp
arm x86_64_avx: DivFloat U:F:32, U:F:32, D:F:32
Tmp, Tmp, Tmp
x86: DivFloat U:F:32, UD:F:32
Tmp, Tmp
Addr, Tmp
x86: X86ConvertToDoubleWord32 U:G:32, ZD:G:32
Tmp*, Tmp*
x86_64: X86ConvertToQuadWord64 U:G:64, D:G:64
Tmp*, Tmp*
x86: X86Div32 UZD:G:32, UZD:G:32, U:G:32
Tmp*, Tmp*, Tmp
x86: X86UDiv32 UZD:G:32, UZD:G:32, U:G:32
Tmp*, Tmp*, Tmp
x86_64: X86Div64 UZD:G:64, UZD:G:64, U:G:64
Tmp*, Tmp*, Tmp
x86_64: X86UDiv64 UZD:G:64, UZD:G:64, U:G:64
Tmp*, Tmp*, Tmp
# If we add other things like Lea that are UA, we may need to lower
# them on arm64 similarly to how we do for Lea. In lowerStackArgs,
# we lower Lea to add on arm64.
Lea32 UA:G:32, D:G:32
Addr, Tmp
x86: Index, Tmp as x86Lea32
64: Lea64 UA:G:64, D:G:64
Addr, Tmp
x86: Index, Tmp as x86Lea64
And32 U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Tmp
arm64: BitImm, Tmp, Tmp
32: Imm, Tmp, Tmp
x86: Tmp, Addr, Tmp
x86: Addr, Tmp, Tmp
And32 U:G:32, UZD:G:32
Tmp, Tmp
x86: Imm, Tmp
x86: Tmp, Addr
x86: Tmp, Index
x86: Addr, Tmp
x86: Index, Tmp
x86: Imm, Addr
x86: Imm, Index
64: And64 U:G:64, U:G:64, D:G:64
Tmp, Tmp, Tmp
arm64: BitImm64, Tmp, Tmp
x86_64: And64 U:G:64, UD:G:64
Tmp, Tmp
Imm, Tmp
Imm, Addr
Imm, Index
Tmp, Addr
Tmp, Index
Addr, Tmp
Index, Tmp
AndDouble U:F:64, U:F:64, D:F:64
Tmp, Tmp, Tmp
x86: AndDouble U:F:64, UD:F:64
Tmp, Tmp
AndFloat U:F:32, U:F:32, D:F:32
Tmp, Tmp, Tmp
x86: AndFloat U:F:32, UD:F:32
Tmp, Tmp
OrDouble U:F:64, U:F:64, D:F:64
Tmp, Tmp, Tmp
x86: OrDouble U:F:64, UD:F:64
Tmp, Tmp
OrFloat U:F:32, U:F:32, D:F:32
Tmp, Tmp, Tmp
x86: OrFloat U:F:32, UD:F:32
Tmp, Tmp
x86: XorDouble U:F:64, U:F:64, D:F:64
Tmp, Tmp, Tmp
x86: XorDouble U:F:64, UD:F:64
Tmp, Tmp
x86: XorFloat U:F:32, U:F:32, D:F:32
Tmp, Tmp, Tmp
x86: XorFloat U:F:32, UD:F:32
Tmp, Tmp
arm: Lshift32 U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Tmp
Tmp, Imm, Tmp
x86:Lshift32 U:G:32, UZD:G:32
Tmp*, Tmp
Imm, Tmp
arm64: Lshift64 U:G:64, U:G:64, D:G:64
Tmp, Tmp, Tmp
Tmp, Imm, Tmp
x86_64: Lshift64 U:G:64, UD:G:64
Tmp*, Tmp
Imm, Tmp
arm: Rshift32 U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Tmp
Tmp, Imm, Tmp
x86: Rshift32 U:G:32, UZD:G:32
Tmp*, Tmp
Imm, Tmp
arm64: Rshift64 U:G:64, U:G:64, D:G:64
Tmp, Tmp, Tmp
Tmp, Imm, Tmp
x86_64: Rshift64 U:G:64, UD:G:64
Tmp*, Tmp
Imm, Tmp
arm: Urshift32 U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Tmp
Tmp, Imm, Tmp
x86: Urshift32 U:G:32, UZD:G:32
Tmp*, Tmp
Imm, Tmp
arm64: Urshift64 U:G:64, U:G:64, D:G:64
Tmp, Tmp, Tmp
Tmp, Imm, Tmp
x86_64: Urshift64 U:G:64, UD:G:64
Tmp*, Tmp
Imm, Tmp
x86_64: RotateRight32 U:G:32, UZD:G:32
Tmp*, Tmp
Imm, Tmp
arm: RotateRight32 U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Tmp
Tmp, Imm, Tmp
x86_64: RotateRight64 U:G:64, UD:G:64
Tmp*, Tmp
Imm, Tmp
arm64: RotateRight64 U:G:64, U:G:64, D:G:64
Tmp, Tmp, Tmp
Tmp, Imm, Tmp
x86_64: RotateLeft32 U:G:32, UZD:G:32
Tmp*, Tmp
Imm, Tmp
armv7: RotateLeft32 U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Tmp
Tmp, Imm, Tmp
x86_64: RotateLeft64 U:G:64, UD:G:64
Tmp*, Tmp
Imm, Tmp
Or32 U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Tmp
arm64: BitImm, Tmp, Tmp
x86: Tmp, Addr, Tmp
x86: Addr, Tmp, Tmp
Or32 U:G:32, UZD:G:32
Tmp, Tmp
x86: Imm, Tmp
x86: Tmp, Addr
x86: Tmp, Index
x86: Addr, Tmp
x86: Index, Tmp
x86: Imm, Addr
x86: Imm, Index
64: Or64 U:G:64, U:G:64, D:G:64
Tmp, Tmp, Tmp
arm64: BitImm64, Tmp, Tmp
64: Or64 U:G:64, UD:G:64
Tmp, Tmp
x86: Imm, Tmp
x86: Imm, Addr
x86: Imm, Index
x86: Tmp, Addr
x86: Tmp, Index
x86: Addr, Tmp
x86: Index, Tmp
Xor32 U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Tmp
arm64: BitImm, Tmp, Tmp
x86: Tmp, Addr, Tmp
x86: Addr, Tmp, Tmp
armv7: Imm, Tmp, Tmp
Xor32 U:G:32, UZD:G:32
Tmp, Tmp
x86: Imm, Tmp
x86: Tmp, Addr
x86: Tmp, Index
x86: Addr, Tmp
x86: Index, Tmp
x86: Imm, Addr
x86: Imm, Index
64: Xor64 U:G:64, U:G:64, D:G:64
Tmp, Tmp, Tmp
arm64: BitImm64, Tmp, Tmp
64: Xor64 U:G:64, UD:G:64
Tmp, Tmp
x86: Tmp, Addr
x86: Tmp, Index
x86: Addr, Tmp
x86: Index, Tmp
x86: Imm, Addr
x86: Imm, Index
x86: Imm, Tmp
arm: Not32 U:G:32, ZD:G:32
Tmp, Tmp
x86: Not32 UZD:G:32
Tmp
Addr
Index
arm64: Not64 U:G:64, D:G:64
Tmp, Tmp
x86_64: Not64 UD:G:64
Tmp
Addr
Index
arm: AbsDouble U:F:64, D:F:64
Tmp, Tmp
arm: AbsFloat U:F:32, D:F:32
Tmp, Tmp
CeilDouble U:F:64, D:F:64
Tmp, Tmp
x86: Addr, Tmp
CeilFloat U:F:32, D:F:32
Tmp, Tmp
x86: Addr, Tmp
FloorDouble U:F:64, D:F:64
Tmp, Tmp
x86: Addr, Tmp
FloorFloat U:F:32, D:F:32
Tmp, Tmp
x86: Addr, Tmp
TruncDouble U:F:64, D:F:64
Tmp, Tmp
x86: Addr, Tmp
TruncFloat U:F:32, D:F:32
Tmp, Tmp
x86: Addr, Tmp
SqrtDouble U:F:64, D:F:64
Tmp, Tmp
x86: Addr, Tmp
SqrtFloat U:F:32, D:F:32
Tmp, Tmp
x86: Addr, Tmp
ConvertInt32ToDouble U:G:32, D:F:64
Tmp, Tmp
x86: Addr, Tmp
64: ConvertInt64ToDouble U:G:64, D:F:64
Tmp, Tmp
x86_64: Addr, Tmp
ConvertInt32ToFloat U:G:32, D:F:32
Tmp, Tmp
x86: Addr, Tmp
64: ConvertInt64ToFloat U:G:64, D:F:32
Tmp, Tmp
x86_64: Addr, Tmp
CountLeadingZeros32 U:G:32, ZD:G:32
Tmp, Tmp
x86: Addr, Tmp
64: CountLeadingZeros64 U:G:64, D:G:64
Tmp, Tmp
x86: Addr, Tmp
ConvertDoubleToFloat U:F:64, D:F:32
Tmp, Tmp
x86: Addr, Tmp
ConvertFloatToDouble U:F:32, D:F:64
Tmp, Tmp
x86: Addr, Tmp
# Note that Move operates over the full register size, which is either 32-bit or 64-bit depending on
# the platform. I'm not entirely sure that this is a good thing; it might be better to just have a
# Move64 instruction. OTOH, our MacroAssemblers already have this notion of "move()" that basically
# means movePtr.
Move U:G:Ptr, D:G:Ptr
Tmp, Tmp
Imm, Tmp as signExtend32ToPtr
BigImm, Tmp
Addr, Tmp as loadPtr # This means that "Move Addr, Tmp" is code-generated as "load" not "move".
Index, Tmp as loadPtr
Tmp, Addr as storePtr
Tmp, Index as storePtr
x86: Imm, Addr as storePtr
arm64: ZeroReg, Tmp
arm64: ZeroReg, Addr as storePtr
arm64: ZeroReg, Index as storePtr
# This is for moving between spill slots.
Move U:G:Ptr, D:G:Ptr, S:G:Ptr
Addr, Addr, Tmp
x86: Swap32 UD:G:32, UD:G:32
Tmp, Tmp
Tmp, Addr
x86_64: Swap64 UD:G:64, UD:G:64
Tmp, Tmp
Tmp, Addr
arm64: MoveWithIncrement64 UD:G:64, D:G:64
PreIndex, Tmp as load64
PostIndex, Tmp as load64
Tmp, PreIndex as store64
Tmp, PostIndex as store64
Move32 U:G:32, ZD:G:32
Tmp, Tmp as zeroExtend32ToWord
Addr, Tmp as load32
Index, Tmp as load32
Tmp, Addr as store32
Tmp, Index as store32
x86: Imm, Tmp as zeroExtend32ToWord
x86 armv7: Imm, Addr as store32
x86: Imm, Index as store32
arm64: ZeroReg, Tmp as move
arm64: ZeroReg, Addr as store32
arm64: ZeroReg, Index as store32
arm64: MoveWithIncrement32 UD:G:32, ZD:G:32
PreIndex, Tmp as load32
PostIndex, Tmp as load32
Tmp, PreIndex as store32
Tmp, PostIndex as store32
# This is for moving between spill slots.
Move32 U:G:32, ZD:G:32, S:G:32
Addr, Addr, Tmp
arm64: LoadPair32 U:G:64, D:G:32, D:G:32
Addr, Tmp, Tmp
arm64: LoadPair64 U:G:128, D:G:64, D:G:64
Addr, Tmp, Tmp
arm64: StorePair32 U:G:32, U:G:32, D:G:64
Tmp, Tmp, Addr
ZeroReg, Tmp, Addr
Tmp, ZeroReg, Addr
ZeroReg, ZeroReg, Addr
arm64: StorePair64 U:G:64, U:G:64, D:G:128
Tmp, Tmp, Addr
ZeroReg, Tmp, Addr
Tmp, ZeroReg, Addr
ZeroReg, ZeroReg, Addr
64: SignExtend8To64 U:G:8, D:G:64
Tmp, Tmp
64: SignExtend16To64 U:G:16, D:G:64
Tmp, Tmp
64: SignExtend32To64 U:G:32, D:G:64
Tmp, Tmp
ZeroExtend8To32 U:G:8, ZD:G:32
Tmp, Tmp
x86: Addr, Tmp as load8
x86: Index, Tmp as load8
SignExtend8To32 U:G:8, D:G:32
Tmp, Tmp
x86: Addr, Tmp as load8SignedExtendTo32
x86: Index, Tmp as load8SignedExtendTo32
ZeroExtend16To32 U:G:16, ZD:G:32
Tmp, Tmp
x86: Addr, Tmp as load16
x86: Index, Tmp as load16
SignExtend16To32 U:G:16, D:G:32
Tmp, Tmp
x86: Addr, Tmp as load16SignedExtendTo32
x86: Index, Tmp as load16SignedExtendTo32
MoveFloat U:F:32, D:F:32
Tmp, Tmp as moveDouble
Addr, Tmp as loadFloat
Index, Tmp as loadFloat
Tmp, Addr as storeFloat
Tmp, Index as storeFloat
MoveFloat U:F:32, D:F:32, S:F:32
Addr, Addr, Tmp
MoveDouble U:F:64, D:F:64
Tmp, Tmp
Addr, Tmp as loadDouble
Index, Tmp as loadDouble
Tmp, Addr as storeDouble
Tmp, Index as storeDouble
MoveDouble U:F:64, D:F:64, S:F:64
Addr, Addr, Tmp
arm64: LoadPairFloat U:F:64, D:F:32, D:F:32
Addr, Tmp, Tmp
arm64: LoadPairDouble U:F:128, D:F:64, D:F:64
Addr, Tmp, Tmp
arm64: StorePairFloat U:F:32, U:F:32, D:F:64
Tmp, Tmp, Addr
arm64: StorePairDouble U:F:64, U:F:64, D:F:128
Tmp, Tmp, Addr
64: MoveVector U:F:128, D:F:128
Tmp, Tmp
Addr, Tmp as loadVector
Index, Tmp as loadVector
Tmp, Addr as storeVector
Tmp, Index as storeVector
MoveZeroToDouble D:F:64
Tmp
MoveZeroToFloat D:F:32
Tmp
64: Move64ToDouble U:G:64, D:F:64
Tmp, Tmp
x86: Addr, Tmp as loadDouble
arm64: FPImm64, Tmp
Index, Tmp as loadDouble
32: Move64ToDouble U:G:32, U:G:32, D:F:64
Tmp, Tmp, Tmp
32: Move32ToDoubleHi U:G:32, UD:F:64
Tmp, Tmp
Move32ToFloat U:G:32, D:F:32
Tmp, Tmp
x86: Addr, Tmp as loadFloat
arm64: FPImm32, Tmp
Index, Tmp as loadFloat
64: MoveDoubleTo64 U:F:64, D:G:64
Tmp, Tmp
Addr, Tmp as load64
Index, Tmp as load64
32: MoveDoubleTo64 U:F:64, D:G:32, D:G:32
Tmp, Tmp, Tmp
32: MoveDoubleHiTo32 U:F:64, D:G:32
Tmp, Tmp
MoveFloatTo32 U:F:32, D:G:32
Tmp, Tmp
Addr, Tmp as load32
Index, Tmp as load32
Load8 U:G:8, ZD:G:32
Addr, Tmp
Index, Tmp
arm: LoadAcq8 U:G:8, ZD:G:32 /effects
SimpleAddr, Tmp
Store8 U:G:8, D:G:8
Tmp, Index
Tmp, Addr
x86: Imm, Index
x86: Imm, Addr
arm64: ZeroReg, Addr
arm64: ZeroReg, Index
arm: StoreRel8 U:G:8, D:G:8 /effects
Tmp, SimpleAddr
Load8SignedExtendTo32 U:G:8, D:G:32
Addr, Tmp
Index, Tmp
arm: LoadAcq8SignedExtendTo32 U:G:8, D:G:32 /effects
SimpleAddr, Tmp
Load16 U:G:16, ZD:G:32
Addr, Tmp
Index, Tmp
arm: LoadAcq16 U:G:16, ZD:G:32 /effects
SimpleAddr, Tmp
Load16SignedExtendTo32 U:G:16, D:G:32
Addr, Tmp
Index, Tmp
arm: LoadAcq16SignedExtendTo32 U:G:16, D:G:32 /effects
SimpleAddr, Tmp
Store16 U:G:16, D:G:16
Tmp, Index
Tmp, Addr
x86: Imm, Index
x86: Imm, Addr
arm64: ZeroReg, Addr
arm64: ZeroReg, Index
arm: StoreRel16 U:G:16, D:G:16 /effects
Tmp, SimpleAddr
arm: LoadAcq32 U:G:32, ZD:G:32 /effects
SimpleAddr, Tmp
arm: StoreRel32 U:G:32, ZD:G:32 /effects
Tmp, SimpleAddr
arm64: LoadAcq64 U:G:64, ZD:G:64 /effects
SimpleAddr, Tmp
arm64: StoreRel64 U:G:64, ZD:G:64 /effects
Tmp, SimpleAddr
x86: Xchg8 UD:G:8, UD:G:8 /effects
Tmp, Addr
Tmp, Index
x86: Xchg16 UD:G:16, UD:G:16 /effects
Tmp, Addr
Tmp, Index
x86: Xchg32 UD:G:32, UD:G:32 /effects
Tmp, Addr
Tmp, Index
x86_64: Xchg64 UD:G:64, UD:G:64 /effects
Tmp, Addr
Tmp, Index
arm64: ExtractUnsignedBitfield32 U:G:32, U:G:32, U:G:32, ZD:G:32
Tmp, Imm, Imm, Tmp
arm64: ExtractUnsignedBitfield64 U:G:64, U:G:32, U:G:32, D:G:64
Tmp, Imm, Imm, Tmp
arm64: InsertUnsignedBitfieldInZero32 U:G:32, U:G:32, U:G:32, ZD:G:32
Tmp, Imm, Imm, Tmp
arm64: InsertUnsignedBitfieldInZero64 U:G:64, U:G:32, U:G:32, D:G:64
Tmp, Imm, Imm, Tmp
arm64: InsertBitField32 U:G:32, U:G:32, U:G:32, UZD:G:32
Tmp, Imm, Imm, Tmp
arm64: InsertBitField64 U:G:64, U:G:32, U:G:32, UD:G:64
Tmp, Imm, Imm, Tmp
arm64: ClearBitField32 U:G:32, U:G:32, ZD:G:32
Imm, Imm, Tmp
arm64: ClearBitField64 U:G:32, U:G:32, D:G:64
Imm, Imm, Tmp
arm64: ClearBitsWithMask32 U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Tmp
arm64: ClearBitsWithMask64 U:G:64, U:G:64, D:G:64
Tmp, Tmp, Tmp
arm64: ReverseBits64 U:G:64, D:G:64
Tmp, Tmp
arm64: ReverseBits32 U:G:32, ZD:G:32
Tmp, Tmp
arm64: OrNot32 U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Tmp
arm64: OrNot64 U:G:64, U:G:64, D:G:64
Tmp, Tmp, Tmp
arm64: XorNot32 U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Tmp
arm64: XorNot64 U:G:64, U:G:64, D:G:64
Tmp, Tmp, Tmp
arm64: XorNotLeftShift32 U:G:32, U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Imm, Tmp
arm64: XorNotRightShift32 U:G:32, U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Imm, Tmp
arm64: XorNotUnsignedRightShift32 U:G:32, U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Imm, Tmp
arm64: XorNotLeftShift64 U:G:64, U:G:64, U:G:32, D:G:64
Tmp, Tmp, Imm, Tmp
arm64: XorNotRightShift64 U:G:64, U:G:64, U:G:32, D:G:64
Tmp, Tmp, Imm, Tmp
arm64: XorNotUnsignedRightShift64 U:G:64, U:G:64, U:G:32, D:G:64
Tmp, Tmp, Imm, Tmp
arm64: ExtractInsertBitfieldAtLowEnd32 U:G:32, U:G:32, U:G:32, UZD:G:32
Tmp, Imm, Imm, Tmp
arm64: ExtractInsertBitfieldAtLowEnd64 U:G:64, U:G:32, U:G:32, UD:G:64
Tmp, Imm, Imm, Tmp
arm64: InsertSignedBitfieldInZero32 U:G:32, U:G:32, U:G:32, D:G:32
Tmp, Imm, Imm, Tmp
arm64: InsertSignedBitfieldInZero64 U:G:64, U:G:32, U:G:32, D:G:64
Tmp, Imm, Imm, Tmp
arm64: ExtractSignedBitfield32 U:G:32, U:G:32, U:G:32, D:G:32
Tmp, Imm, Imm, Tmp
arm64: ExtractSignedBitfield64 U:G:64, U:G:32, U:G:32, D:G:64
Tmp, Imm, Imm, Tmp
arm64: ExtractRegister32 U:G:32, U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Imm, Tmp
arm64: ExtractRegister64 U:G:64, U:G:32, U:G:32, D:G:64
Tmp, Tmp, Imm, Tmp
arm64: AddLeftShift32 U:G:32, U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Imm, Tmp
arm64: AddRightShift32 U:G:32, U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Imm, Tmp
arm64: AddUnsignedRightShift32 U:G:32, U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Imm, Tmp
arm64: AddLeftShift64 U:G:64, U:G:64, U:G:64, D:G:64
Tmp, Tmp, Imm, Tmp
arm64: AddRightShift64 U:G:64, U:G:64, U:G:64, D:G:64
Tmp, Tmp, Imm, Tmp
arm64: AddUnsignedRightShift64 U:G:64, U:G:64, U:G:64, D:G:64
Tmp, Tmp, Imm, Tmp
arm64: SubLeftShift32 U:G:32, U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Imm, Tmp
arm64: SubRightShift32 U:G:32, U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Imm, Tmp
arm64: SubUnsignedRightShift32 U:G:32, U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Imm, Tmp
arm64: SubLeftShift64 U:G:64, U:G:64, U:G:64, D:G:64
Tmp, Tmp, Imm, Tmp
arm64: SubRightShift64 U:G:64, U:G:64, U:G:64, D:G:64
Tmp, Tmp, Imm, Tmp
arm64: SubUnsignedRightShift64 U:G:64, U:G:64, U:G:64, D:G:64
Tmp, Tmp, Imm, Tmp
arm64: AndLeftShift32 U:G:32, U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Imm, Tmp
arm64: AndRightShift32 U:G:32, U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Imm, Tmp
arm64: AndUnsignedRightShift32 U:G:32, U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Imm, Tmp
arm64: AndLeftShift64 U:G:64, U:G:64, U:G:64, D:G:64
Tmp, Tmp, Imm, Tmp
arm64: AndRightShift64 U:G:64, U:G:64, U:G:64, D:G:64
Tmp, Tmp, Imm, Tmp
arm64: AndUnsignedRightShift64 U:G:64, U:G:64, U:G:64, D:G:64
Tmp, Tmp, Imm, Tmp
arm64: XorLeftShift32 U:G:32, U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Imm, Tmp
arm64: XorRightShift32 U:G:32, U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Imm, Tmp
arm64: XorUnsignedRightShift32 U:G:32, U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Imm, Tmp
arm64: XorLeftShift64 U:G:64, U:G:64, U:G:64, D:G:64
Tmp, Tmp, Imm, Tmp
arm64: XorRightShift64 U:G:64, U:G:64, U:G:64, D:G:64
Tmp, Tmp, Imm, Tmp
arm64: XorUnsignedRightShift64 U:G:64, U:G:64, U:G:64, D:G:64
Tmp, Tmp, Imm, Tmp
arm64: OrLeftShift32 U:G:32, U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Imm, Tmp
arm64: OrRightShift32 U:G:32, U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Imm, Tmp
arm64: OrUnsignedRightShift32 U:G:32, U:G:32, U:G:32, ZD:G:32
Tmp, Tmp, Imm, Tmp
arm64: OrLeftShift64 U:G:64, U:G:64, U:G:64, D:G:64
Tmp, Tmp, Imm, Tmp
arm64: OrRightShift64 U:G:64, U:G:64, U:G:64, D:G:64
Tmp, Tmp, Imm, Tmp
arm64: OrUnsignedRightShift64 U:G:64, U:G:64, U:G:64, D:G:64
Tmp, Tmp, Imm, Tmp
arm64: FloatMax U:F:32, U:F:32, D:F:32
Tmp, Tmp, Tmp
arm64: FloatMin U:F:32, U:F:32, D:F:32
Tmp, Tmp, Tmp
arm64: DoubleMax U:F:64, U:F:64, D:F:64
Tmp, Tmp, Tmp
arm64: DoubleMin U:F:64, U:F:64, D:F:64
Tmp, Tmp, Tmp
# The first operand is rax.
# FIXME: This formulation means that the boolean result cannot be put in eax, even though all users
# of this would be OK with that.
# https://bugs.webkit.org/show_bug.cgi?id=169254
x86: AtomicStrongCAS8 U:G:32, UD:G:8, U:G:8, UD:G:8, ZD:G:8 /effects
StatusCond, Tmp*, Tmp, Addr, Tmp
StatusCond, Tmp*, Tmp, Index, Tmp
x86: AtomicStrongCAS16 U:G:32, UD:G:16, U:G:32, UD:G:16, ZD:G:8 /effects
StatusCond, Tmp*, Tmp, Addr, Tmp
StatusCond, Tmp*, Tmp, Index, Tmp
x86: AtomicStrongCAS32 U:G:32, UD:G:32, U:G:32, UD:G:32, ZD:G:8 /effects
StatusCond, Tmp*, Tmp, Addr, Tmp
StatusCond, Tmp*, Tmp, Index, Tmp
x86_64: AtomicStrongCAS64 U:G:32, UD:G:64, U:G:64, UD:G:64, ZD:G:8 /effects
StatusCond, Tmp*, Tmp, Addr, Tmp
StatusCond, Tmp*, Tmp, Index, Tmp
x86 arm64_lse: AtomicStrongCAS8 UD:G:8, U:G:8, UD:G:8 /effects
x86: Tmp*, Tmp, Addr
x86: Tmp*, Tmp, Index
arm64_lse: Tmp, Tmp, SimpleAddr
x86 arm64_lse: AtomicStrongCAS16 UD:G:16, U:G:32, UD:G:16 /effects
x86: Tmp*, Tmp, Addr
x86: Tmp*, Tmp, Index
arm64_lse: Tmp, Tmp, SimpleAddr
x86 arm64_lse: AtomicStrongCAS32 UD:G:32, U:G:32, UD:G:32 /effects
x86: Tmp*, Tmp, Addr
x86: Tmp*, Tmp, Index
arm64_lse: Tmp, Tmp, SimpleAddr
x86_64 arm64_lse: AtomicStrongCAS64 UD:G:64, U:G:64, UD:G:64 /effects
x86_64: Tmp*, Tmp, Addr
x86_64: Tmp*, Tmp, Index
arm64_lse: Tmp, Tmp, SimpleAddr
x86: BranchAtomicStrongCAS8 U:G:32, UD:G:8, U:G:8, UD:G:8 /branch /effects
StatusCond, Tmp*, Tmp, Addr
StatusCond, Tmp*, Tmp, Index
x86: BranchAtomicStrongCAS16 U:G:32, UD:G:16, U:G:32, UD:G:16 /branch /effects
StatusCond, Tmp*, Tmp, Addr
StatusCond, Tmp*, Tmp, Index
x86: BranchAtomicStrongCAS32 U:G:32, UD:G:32, U:G:32, UD:G:32 /branch /effects
StatusCond, Tmp*, Tmp, Addr
StatusCond, Tmp*, Tmp, Index
x86_64: BranchAtomicStrongCAS64 U:G:32, UD:G:64, U:G:64, UD:G:64 /branch /effects
StatusCond, Tmp*, Tmp, Addr
StatusCond, Tmp*, Tmp, Index
x86: AtomicAdd8 U:G:8, UD:G:8 /effects
Imm, Addr
Imm, Index
Tmp, Addr
Tmp, Index
x86: AtomicAdd16 U:G:16, UD:G:16 /effects
Imm, Addr
Imm, Index
Tmp, Addr
Tmp, Index
x86: AtomicAdd32 U:G:32, UD:G:32 /effects
Imm, Addr
Imm, Index
Tmp, Addr
Tmp, Index
x86_64: AtomicAdd64 U:G:64, UD:G:64 /effects
Imm, Addr
Imm, Index
Tmp, Addr
Tmp, Index
x86: AtomicSub8 U:G:8, UD:G:8 /effects
Imm, Addr
Imm, Index
Tmp, Addr
Tmp, Index
x86: AtomicSub16 U:G:16, UD:G:16 /effects
Imm, Addr
Imm, Index
Tmp, Addr
Tmp, Index
x86: AtomicSub32 U:G:32, UD:G:32 /effects
Imm, Addr
Imm, Index
Tmp, Addr
Tmp, Index
x86_64: AtomicSub64 U:G:64, UD:G:64 /effects
Imm, Addr
Imm, Index
Tmp, Addr
Tmp, Index
x86: AtomicAnd8 U:G:8, UD:G:8 /effects
Imm, Addr
Imm, Index
Tmp, Addr
Tmp, Index
x86: AtomicAnd16 U:G:16, UD:G:16 /effects
Imm, Addr
Imm, Index
Tmp, Addr
Tmp, Index
x86: AtomicAnd32 U:G:32, UD:G:32 /effects
Imm, Addr
Imm, Index
Tmp, Addr
Tmp, Index
x86_64: AtomicAnd64 U:G:64, UD:G:64 /effects
Imm, Addr
Imm, Index
Tmp, Addr
Tmp, Index
x86: AtomicOr8 U:G:8, UD:G:8 /effects
Imm, Addr
Imm, Index
Tmp, Addr
Tmp, Index
x86: AtomicOr16 U:G:16, UD:G:16 /effects
Imm, Addr
Imm, Index
Tmp, Addr
Tmp, Index
x86: AtomicOr32 U:G:32, UD:G:32 /effects
Imm, Addr
Imm, Index
Tmp, Addr
Tmp, Index
x86_64: AtomicOr64 U:G:64, UD:G:64 /effects
Imm, Addr
Imm, Index
Tmp, Addr
Tmp, Index
x86: AtomicXor8 U:G:8, UD:G:8 /effects
Imm, Addr
Imm, Index
Tmp, Addr
Tmp, Index
x86: AtomicXor16 U:G:16, UD:G:16 /effects
Imm, Addr
Imm, Index
Tmp, Addr
Tmp, Index
x86: AtomicXor32 U:G:32, UD:G:32 /effects
Imm, Addr
Imm, Index
Tmp, Addr
Tmp, Index
x86_64: AtomicXor64 U:G:64, UD:G:64 /effects
Imm, Addr
Imm, Index
Tmp, Addr
Tmp, Index
x86: AtomicNeg8 UD:G:8 /effects
Addr
Index
x86: AtomicNeg16 UD:G:16 /effects
Addr
Index
x86: AtomicNeg32 UD:G:32 /effects
Addr
Index
x86_64: AtomicNeg64 UD:G:64 /effects
Addr
Index
x86: AtomicNot8 UD:G:8 /effects
Addr
Index
x86: AtomicNot16 UD:G:16 /effects
Addr
Index
x86: AtomicNot32 UD:G:32 /effects
Addr
Index
x86_64: AtomicNot64 UD:G:64 /effects
Addr
Index
x86: AtomicXchgAdd8 UD:G:8, UD:G:8 /effects
Tmp, Addr
Tmp, Index
x86: AtomicXchgAdd16 UD:G:16, UD:G:16 /effects
Tmp, Addr
Tmp, Index
x86: AtomicXchgAdd32 UD:G:32, UD:G:32 /effects
Tmp, Addr
Tmp, Index
x86_64: AtomicXchgAdd64 UD:G:64, UD:G:64 /effects
Tmp, Addr
Tmp, Index
x86: AtomicXchg8 UD:G:8, UD:G:8 /effects
Tmp, Addr
Tmp, Index
x86: AtomicXchg16 UD:G:16, UD:G:16 /effects
Tmp, Addr
Tmp, Index
x86: AtomicXchg32 UD:G:32, UD:G:32 /effects
Tmp, Addr
Tmp, Index
x86_64: AtomicXchg64 UD:G:64, UD:G:64 /effects
Tmp, Addr
Tmp, Index
arm: LoadLink8 U:G:8, ZD:G:8 /effects
SimpleAddr, Tmp
arm64: LoadLinkAcq8 U:G:8, ZD:G:8 /effects
SimpleAddr, Tmp
# Super confusing fact: this returns 0 to mean success, 1 to mean failure.
arm: StoreCond8 U:G:8, D:G:8, EZD:G:8 /effects
Tmp, SimpleAddr, Tmp
arm64: StoreCondRel8 U:G:8, D:G:8, EZD:G:8 /effects
Tmp, SimpleAddr, Tmp
arm: LoadLink16 U:G:16, ZD:G:16 /effects
SimpleAddr, Tmp
arm64: LoadLinkAcq16 U:G:16, ZD:G:16 /effects
SimpleAddr, Tmp
arm: StoreCond16 U:G:16, D:G:16, EZD:G:8 /effects
Tmp, SimpleAddr, Tmp
arm64: StoreCondRel16 U:G:16, D:G:16, EZD:G:8 /effects
Tmp, SimpleAddr, Tmp
arm: LoadLink32 U:G:32, ZD:G:32 /effects
SimpleAddr, Tmp
arm64: LoadLinkAcq32 U:G:32, ZD:G:32 /effects
SimpleAddr, Tmp
arm: StoreCond32 U:G:32, D:G:32, EZD:G:8 /effects
Tmp, SimpleAddr, Tmp
arm64: StoreCondRel32 U:G:32, D:G:32, EZD:G:8 /effects
Tmp, SimpleAddr, Tmp
armv7: LoadLinkPair32 U:G:64, D:G:32, D:G:32 /effects
SimpleAddr, Tmp, Tmp
arm64: LoadLink64 U:G:64, ZD:G:64 /effects
SimpleAddr, Tmp
arm64: LoadLinkAcq64 U:G:64, ZD:G:64 /effects
SimpleAddr, Tmp
armv7: StoreCondPair32 U:G:32, U:G:32, D:G:64, EZD:G:8 /effects
Tmp, Tmp, SimpleAddr, Tmp
arm64: StoreCond64 U:G:64, D:G:64, EZD:G:8 /effects
Tmp, SimpleAddr, Tmp
arm64: StoreCondRel64 U:G:64, D:G:64, EZD:G:8 /effects
Tmp, SimpleAddr, Tmp
arm arm64: Depend32 U:G:32, ZD:G:32
Tmp, Tmp
arm64: Depend64 U:G:64, ZD:G:64
Tmp, Tmp
arm64_lse: AtomicXchgAdd8 U:G:8, UD:G:8, ZD:G:32 /effects
Tmp, SimpleAddr, Tmp
arm64_lse: AtomicXchgAdd16 U:G:16, UD:G:16, ZD:G:32 /effects
Tmp, SimpleAddr, Tmp
arm64_lse: AtomicXchgAdd32 U:G:32, UD:G:32, ZD:G:32 /effects
Tmp, SimpleAddr, Tmp
arm64_lse: AtomicXchgAdd64 U:G:64, UD:G:64, ZD:G:64 /effects
Tmp, SimpleAddr, Tmp
arm64_lse: AtomicXchgOr8 U:G:8, UD:G:8, ZD:G:32 /effects
Tmp, SimpleAddr, Tmp
arm64_lse: AtomicXchgOr16 U:G:16, UD:G:16, ZD:G:32 /effects
Tmp, SimpleAddr, Tmp
arm64_lse: AtomicXchgOr32 U:G:32, UD:G:32, ZD:G:32 /effects
Tmp, SimpleAddr, Tmp
arm64_lse: AtomicXchgOr64 U:G:64, UD:G:64, ZD:G:64 /effects
Tmp, SimpleAddr, Tmp
arm64_lse: AtomicXchgClear8 U:G:8, UD:G:8, ZD:G:32 /effects
Tmp, SimpleAddr, Tmp
arm64_lse: AtomicXchgClear16 U:G:16, UD:G:16, ZD:G:32 /effects
Tmp, SimpleAddr, Tmp
arm64_lse: AtomicXchgClear32 U:G:32, UD:G:32, ZD:G:32 /effects
Tmp, SimpleAddr, Tmp
arm64_lse: AtomicXchgClear64 U:G:64, UD:G:64, ZD:G:64 /effects
Tmp, SimpleAddr, Tmp
arm64_lse: AtomicXchgXor8 U:G:8, UD:G:8, ZD:G:32 /effects
Tmp, SimpleAddr, Tmp
arm64_lse: AtomicXchgXor16 U:G:16, UD:G:16, ZD:G:32 /effects
Tmp, SimpleAddr, Tmp
arm64_lse: AtomicXchgXor32 U:G:32, UD:G:32, ZD:G:32 /effects
Tmp, SimpleAddr, Tmp
arm64_lse: AtomicXchgXor64 U:G:64, UD:G:64, ZD:G:64 /effects
Tmp, SimpleAddr, Tmp
arm64_lse: AtomicXchg8 U:G:8, UD:G:8, ZD:G:32 /effects
Tmp, SimpleAddr, Tmp
arm64_lse: AtomicXchg16 U:G:16, UD:G:16, ZD:G:32 /effects
Tmp, SimpleAddr, Tmp
arm64_lse: AtomicXchg32 U:G:32, UD:G:32, ZD:G:32 /effects
Tmp, SimpleAddr, Tmp
arm64_lse: AtomicXchg64 U:G:64, UD:G:64, ZD:G:64 /effects
Tmp, SimpleAddr, Tmp
Compare32 U:G:32, U:G:32, U:G:32, ZD:G:32
RelCond, Tmp, Tmp, Tmp
RelCond, Tmp, Imm, Tmp
64: Compare64 U:G:32, U:G:64, U:G:64, ZD:G:32
RelCond, Tmp, Tmp, Tmp
RelCond, Tmp, Imm, Tmp
Test32 U:G:32, U:G:32, U:G:32, ZD:G:32
x86: ResCond, Addr, Imm, Tmp
ResCond, Tmp, Tmp, Tmp
ResCond, Tmp, BitImm, Tmp
64: Test64 U:G:32, U:G:64, U:G:64, ZD:G:32
x86: ResCond, Tmp, Imm, Tmp
ResCond, Tmp, Tmp, Tmp
CompareDouble U:G:32, U:F:64, U:F:64, ZD:G:32
DoubleCond, Tmp, Tmp, Tmp
CompareFloat U:G:32, U:F:32, U:F:32, ZD:G:32
DoubleCond, Tmp, Tmp, Tmp
arm64: CompareDoubleWithZero U:G:32, U:F:64, ZD:G:32
DoubleCond, Tmp, Tmp
arm64: CompareFloatWithZero U:G:32, U:F:32, ZD:G:32
DoubleCond, Tmp, Tmp
# Note that branches have some logic in AirOptimizeBlockOrder.cpp. If you add new branches, please make sure
# you opt them into the block order optimizations.
Branch8 U:G:32, U:G:8, U:G:8 /branch
x86: RelCond, Addr, Imm
x86: RelCond, Index, Imm
Branch32 U:G:32, U:G:32, U:G:32 /branch
x86: RelCond, Addr, Imm
RelCond, Tmp, Tmp
RelCond, Tmp, Imm
x86: RelCond, Tmp, Addr
x86: RelCond, Addr, Tmp
x86: RelCond, Index, Imm
64: Branch64 U:G:32, U:G:64, U:G:64 /branch
RelCond, Tmp, Tmp
RelCond, Tmp, Imm
x86: RelCond, Tmp, Addr
x86: RelCond, Addr, Tmp
x86: RelCond, Addr, Imm
x86: RelCond, Index, Tmp
BranchTest8 U:G:32, U:G:8, U:G:8 /branch
x86: ResCond, Addr, BitImm
x86: ResCond, Index, BitImm
BranchTest32 U:G:32, U:G:32, U:G:32 /branch
ResCond, Tmp, Tmp
ResCond, Tmp, BitImm
32: ResCond, Tmp, Imm
x86: ResCond, Addr, BitImm
x86: ResCond, Index, BitImm
# Warning: forms that take an immediate will sign-extend their immediate. You probably want
# BranchTest32 in most cases where you use an immediate.
64: BranchTest64 U:G:32, U:G:64, U:G:64 /branch
ResCond, Tmp, Tmp
arm64: ResCond, Tmp, BitImm64
x86: ResCond, Tmp, BitImm
x86: ResCond, Addr, BitImm
x86: ResCond, Addr, Tmp
x86: ResCond, Index, BitImm
x86_64: BranchTestBit64 U:G:32, U:G:64, U:G:8 /branch
ResCond, Tmp, Imm
ResCond, Addr, Imm
ResCond, Tmp, Tmp
x86: BranchTestBit32 U:G:32, U:G:32, U:G:8 /branch
ResCond, Tmp, Imm
ResCond, Addr, Imm
ResCond, Tmp, Tmp
BranchDouble U:G:32, U:F:64, U:F:64 /branch
DoubleCond, Tmp, Tmp
BranchFloat U:G:32, U:F:32, U:F:32 /branch
DoubleCond, Tmp, Tmp
arm64: BranchDoubleWithZero U:G:32, U:F:64 /branch
DoubleCond, Tmp
arm64: BranchFloatWithZero U:G:32, U:F:32 /branch
DoubleCond, Tmp
BranchAdd32 U:G:32, U:G:32, U:G:32, ZD:G:32 /branch
ResCond, Tmp, Tmp, Tmp
arm64: ResCond, Tmp, Imm, Tmp
x86:ResCond, Tmp, Addr, Tmp
x86:ResCond, Addr, Tmp, Tmp
BranchAdd32 U:G:32, U:G:32, UZD:G:32 /branch
ResCond, Tmp, Tmp
ResCond, Imm, Tmp
x86: ResCond, Imm, Addr
x86: ResCond, Tmp, Addr
x86: ResCond, Addr, Tmp
64: BranchAdd64 U:G:32, U:G:64, U:G:64, ZD:G:64 /branch
ResCond, Tmp, Tmp, Tmp
arm64: ResCond, Tmp, Imm, Tmp
x86:ResCond, Tmp, Addr, Tmp
x86:ResCond, Addr, Tmp, Tmp
64: BranchAdd64 U:G:32, U:G:64, UD:G:64 /branch
ResCond, Imm, Tmp
ResCond, Tmp, Tmp
x86:ResCond, Addr, Tmp
x86: BranchMul32 U:G:32, U:G:32, UZD:G:32 /branch
ResCond, Tmp, Tmp
ResCond, Addr, Tmp
BranchMul32 U:G:32, U:G:32, U:G:32, ZD:G:32 /branch
x86: ResCond, Tmp, Imm, Tmp
arm64: ResCond, Tmp, Tmp, Tmp
x86_64: BranchMul64 U:G:32, U:G:64, UZD:G:64 /branch
ResCond, Tmp, Tmp
arm64: BranchMul64 U:G:32, U:G:64, U:G:64, S:G:64, ZD:G:64 /branch
ResCond, Tmp, Tmp, Tmp, Tmp
BranchSub32 U:G:32, U:G:32, UZD:G:32 /branch
ResCond, Tmp, Tmp
ResCond, Imm, Tmp
x86: ResCond, Imm, Addr
x86: ResCond, Tmp, Addr
x86: ResCond, Addr, Tmp
# Say EZD, so that it does not alias with any of the input.
# This is necessary to undo sub operation when speculation fails.
arm64: BranchSub32 U:G:32, U:G:32, U:G:32, EZD:G:32 /branch
ResCond, Tmp, Tmp, Tmp
ResCond, Tmp, Imm, Tmp
64: BranchSub64 U:G:32, U:G:64, UD:G:64 /branch
ResCond, Imm, Tmp
ResCond, Tmp, Tmp
# Say EZD, so that it does not alias with any of the input.
# This is necessary to undo sub operation when speculation fails.
arm64: BranchSub64 U:G:32, U:G:64, U:G:64, EZD:G:64 /branch
ResCond, Tmp, Tmp, Tmp
ResCond, Tmp, Imm, Tmp
BranchNeg32 U:G:32, UZD:G:32 /branch
ResCond, Tmp
64: BranchNeg64 U:G:32, UZD:G:64 /branch
ResCond, Tmp
64 armv7: MoveConditionally32 U:G:32, U:G:32, U:G:32, U:G:Ptr, UD:G:Ptr
RelCond, Tmp, Tmp, Tmp, Tmp
64 armv7: MoveConditionally32 U:G:32, U:G:32, U:G:32, U:G:Ptr, U:G:Ptr, D:G:Ptr
RelCond, Tmp, Tmp, Tmp, Tmp, Tmp
RelCond, Tmp, Imm, Tmp, Tmp, Tmp
64: MoveConditionally64 U:G:32, U:G:64, U:G:64, U:G:Ptr, UD:G:Ptr
RelCond, Tmp, Tmp, Tmp, Tmp
64: MoveConditionally64 U:G:32, U:G:64, U:G:64, U:G:Ptr, U:G:Ptr, D:G:Ptr
RelCond, Tmp, Tmp, Tmp, Tmp, Tmp
RelCond, Tmp, Imm, Tmp, Tmp, Tmp
64 armv7: MoveConditionallyTest32 U:G:32, U:G:32, U:G:32, U:G:Ptr, UD:G:Ptr
ResCond, Tmp, Tmp, Tmp, Tmp
x86: ResCond, Tmp, Imm, Tmp, Tmp
64 armv7: MoveConditionallyTest32 U:G:32, U:G:32, U:G:32, U:G:Ptr, U:G:Ptr, D:G:Ptr
ResCond, Tmp, Tmp, Tmp, Tmp, Tmp
ResCond, Tmp, BitImm, Tmp, Tmp, Tmp
64: MoveConditionallyTest64 U:G:32, U:G:64, U:G:64, U:G:Ptr, UD:G:Ptr
ResCond, Tmp, Tmp, Tmp, Tmp
x86: ResCond, Tmp, Imm, Tmp, Tmp
64: MoveConditionallyTest64 U:G:32, U:G:32, U:G:32, U:G:Ptr, U:G:Ptr, D:G:Ptr
ResCond, Tmp, Tmp, Tmp, Tmp, Tmp
x86_64: ResCond, Tmp, Imm, Tmp, Tmp, Tmp
64: MoveConditionallyDouble U:G:32, U:F:64, U:F:64, U:G:Ptr, U:G:Ptr, D:G:Ptr
DoubleCond, Tmp, Tmp, Tmp, Tmp, Tmp
64: MoveConditionallyDouble U:G:32, U:F:64, U:F:64, U:G:Ptr, UD:G:Ptr
DoubleCond, Tmp, Tmp, Tmp, Tmp
arm64: MoveConditionallyDoubleWithZero U:G:32, U:F:64, U:G:Ptr, U:G:Ptr, D:G:Ptr
DoubleCond, Tmp, Tmp, Tmp, Tmp
arm64: MoveConditionallyDoubleWithZero U:G:32, U:F:64, U:G:Ptr, UD:G:Ptr
DoubleCond, Tmp, Tmp, Tmp
64: MoveConditionallyFloat U:G:32, U:F:32, U:F:32, U:G:Ptr, U:G:Ptr, D:G:Ptr
DoubleCond, Tmp, Tmp, Tmp, Tmp, Tmp
64: MoveConditionallyFloat U:G:32, U:F:32, U:F:32, U:G:Ptr, UD:G:Ptr
DoubleCond, Tmp, Tmp, Tmp, Tmp
arm64: MoveConditionallyFloatWithZero U:G:32, U:F:32, U:G:Ptr, U:G:Ptr, D:G:Ptr
DoubleCond, Tmp, Tmp, Tmp, Tmp
arm64: MoveConditionallyFloatWithZero U:G:32, U:F:32, U:G:Ptr, UD:G:Ptr
DoubleCond, Tmp, Tmp, Tmp
64 armv7: MoveDoubleConditionally32 U:G:32, U:G:32, U:G:32, U:F:64, U:F:64, D:F:64
RelCond, Tmp, Tmp, Tmp, Tmp, Tmp
RelCond, Tmp, Imm, Tmp, Tmp, Tmp
x86: RelCond, Addr, Imm, Tmp, Tmp, Tmp
x86: RelCond, Tmp, Addr, Tmp, Tmp, Tmp
x86: RelCond, Addr, Tmp, Tmp, Tmp, Tmp
x86: RelCond, Index, Imm, Tmp, Tmp, Tmp
64: MoveDoubleConditionally64 U:G:32, U:G:64, U:G:64, U:F:64, U:F:64, D:F:64
RelCond, Tmp, Tmp, Tmp, Tmp, Tmp
RelCond, Tmp, Imm, Tmp, Tmp, Tmp
x86_64: RelCond, Tmp, Addr, Tmp, Tmp, Tmp
x86_64: RelCond, Addr, Tmp, Tmp, Tmp, Tmp
x86_64: RelCond, Addr, Imm, Tmp, Tmp, Tmp
x86_64: RelCond, Index, Tmp, Tmp, Tmp, Tmp
64 armv7: MoveDoubleConditionallyTest32 U:G:32, U:G:32, U:G:32, U:F:64, U:F:64, D:F:64
ResCond, Tmp, Tmp, Tmp, Tmp, Tmp
ResCond, Tmp, BitImm, Tmp, Tmp, Tmp
x86: ResCond, Addr, Imm, Tmp, Tmp, Tmp
x86: ResCond, Index, Imm, Tmp, Tmp, Tmp
# Warning: forms that take an immediate will sign-extend their immediate. You probably want
# MoveDoubleConditionallyTest32 in most cases where you use an immediate.
64: MoveDoubleConditionallyTest64 U:G:32, U:G:64, U:G:64, U:F:64, U:F:64, D:F:64
ResCond, Tmp, Tmp, Tmp, Tmp, Tmp
x86_64: ResCond, Tmp, Imm, Tmp, Tmp, Tmp
x86_64: ResCond, Addr, Imm, Tmp, Tmp, Tmp
x86_64: ResCond, Addr, Tmp, Tmp, Tmp, Tmp
x86_64: ResCond, Index, Imm, Tmp, Tmp, Tmp
64: MoveDoubleConditionallyDouble U:G:32, U:F:64, U:F:64, U:F:64, U:F:64, D:F:64
DoubleCond, Tmp, Tmp, Tmp, Tmp, Tmp
arm64: MoveDoubleConditionallyDoubleWithZero U:G:32, U:F:64, U:F:64, U:F:64, D:F:64
DoubleCond, Tmp, Tmp, Tmp, Tmp
64: MoveDoubleConditionallyFloat U:G:32, U:F:32, U:F:32, U:F:64, U:F:64, D:F:64
DoubleCond, Tmp, Tmp, Tmp, Tmp, Tmp
arm64: MoveDoubleConditionallyFloatWithZero U:G:32, U:F:32, U:F:64, U:F:64, D:F:64
DoubleCond, Tmp, Tmp, Tmp, Tmp
MemoryFence /effects
StoreFence /effects
LoadFence /effects
Jump /branch
RetVoid /return
Ret32 U:G:32 /return
Tmp
64: Ret64 U:G:64 /return
Tmp
RetFloat U:F:32 /return
Tmp
RetDouble U:F:64 /return
Tmp
# SIMD
64: VectorReplaceLaneInt64 U:G:8, U:G:64, UD:F:128
Imm, Tmp, Tmp
64: VectorReplaceLaneInt32 U:G:8, U:G:32, UD:F:128
Imm, Tmp, Tmp
64: VectorReplaceLaneInt16 U:G:8, U:G:16, UD:F:128
Imm, Tmp, Tmp
64: VectorReplaceLaneInt8 U:G:8, U:G:8, UD:F:128
Imm, Tmp, Tmp
64: VectorReplaceLaneFloat64 U:G:8, U:F:64, UD:F:128
Imm, Tmp, Tmp
64: VectorReplaceLaneFloat32 U:G:8, U:F:32, UD:F:128
Imm, Tmp, Tmp
64: VectorExtractLaneInt64 U:G:8, U:F:128, D:G:64
Imm, Tmp, Tmp
64: VectorExtractLaneInt32 U:G:8, U:F:128, ZD:G:32
Imm, Tmp, Tmp
64: VectorExtractLaneSignedInt16 U:G:8, U:F:128, D:G:32
Imm, Tmp, Tmp
64: VectorExtractLaneUnsignedInt16 U:G:8, U:F:128, ZD:G:16
Imm, Tmp, Tmp
64: VectorExtractLaneSignedInt8 U:G:8, U:F:128, D:G:32
Imm, Tmp, Tmp
64: VectorExtractLaneUnsignedInt8 U:G:8, U:F:128, ZD:G:8
Imm, Tmp, Tmp
64: VectorExtractLaneFloat64 U:G:8, U:F:128, D:F:64
Imm, Tmp, Tmp
64: VectorExtractLaneFloat32 U:G:8, U:F:128, D:F:32
Imm, Tmp, Tmp
64: VectorSplatInt8 U:G:8, D:F:128
Tmp, Tmp
64: VectorSplatInt16 U:G:16, D:F:128
Tmp, Tmp
64: VectorSplatInt32 U:G:32, D:F:128
Tmp, Tmp
64: VectorSplatInt64 U:G:64, D:F:128
Tmp, Tmp
64: VectorSplatFloat32 U:F:32, D:F:128
Tmp, Tmp
64: VectorSplatFloat64 U:F:64, D:F:128
Tmp, Tmp
x86_64: CompareFloatingPointVectorUnordered U:G:Ptr, U:F:128, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp, Tmp
64: CompareFloatingPointVector U:G:32, U:G:Ptr, U:F:128, U:F:128, D:F:128
DoubleCond, SIMDInfo, Tmp, Tmp, Tmp
arm64: CompareIntegerVector U:G:32, U:G:Ptr, U:F:128, U:F:128, D:F:128
RelCond, SIMDInfo, Tmp, Tmp, Tmp
x86_64: CompareIntegerVector U:G:32, U:G:Ptr, U:F:128, U:F:128, D:F:128, S:F:128
RelCond, SIMDInfo, Tmp, Tmp, Tmp, Tmp
arm64: CompareIntegerVectorWithZero U:G:32, U:G:Ptr, U:F:128, D:F:128
RelCond, SIMDInfo, Tmp, Tmp
x86_64: CompareIntegerVectorWithZero U:G:32, U:G:Ptr, U:F:128, D:F:128, S:G:8
RelCond, SIMDInfo, Tmp, Tmp, Tmp
arm64: VectorUnsignedMax U:G:Ptr, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp
arm64: VectorUnsignedMin U:G:Ptr, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp
64: VectorAdd U:G:Ptr, U:F:128, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp, Tmp
64: VectorSub U:G:Ptr, U:F:128, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp, Tmp
64: VectorAddSat U:G:Ptr, U:F:128, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp, Tmp
64: VectorSubSat U:G:Ptr, U:F:128, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp, Tmp
64: VectorMul U:G:Ptr, U:F:128, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp, Tmp
arm64: VectorMulByElementFloat32 U:F:128, U:F:128, U:G:8, D:F:128
Tmp, Tmp, Imm, Tmp
arm64: VectorMulByElementFloat64 U:F:128, U:F:128, U:G:8, D:F:128
Tmp, Tmp, Imm, Tmp
64: VectorDiv U:G:Ptr, U:F:128, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp, Tmp
64: VectorMin U:G:Ptr, U:F:128, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp, Tmp
64: VectorMax U:G:Ptr, U:F:128, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp, Tmp
arm64: VectorPmin U:G:Ptr, U:F:128, U:F:128, D:F:128, S:F:128
SIMDInfo, Tmp, Tmp, Tmp, Tmp
arm64: VectorPmax U:G:Ptr, U:F:128, U:F:128, D:F:128, S:F:128
SIMDInfo, Tmp, Tmp, Tmp, Tmp
x86_64: VectorPmin U:G:Ptr, U:F:128, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp, Tmp
x86_64: VectorPmax U:G:Ptr, U:F:128, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp, Tmp
64: VectorNarrow U:G:Ptr, U:F:128, U:F:128, D:F:128, S:F:128
SIMDInfo, Tmp, Tmp, Tmp, Tmp
64: VectorBitwiseSelect U:F:128, U:F:128, UD:F:128
Tmp, Tmp, Tmp
arm64: VectorNot U:G:Ptr, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp
64: VectorAnd U:G:Ptr, U:F:128, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp, Tmp
64: VectorAndnot U:G:Ptr, U:F:128, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp, Tmp
64: VectorOr U:G:Ptr, U:F:128, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp, Tmp
64: VectorXor U:G:Ptr, U:F:128, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp, Tmp
64: MoveZeroToVector D:F:128
Tmp
64: VectorUshl U:G:Ptr, U:F:128, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp, Tmp
x86_64: VectorSshr U:G:Ptr, U:F:128, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp, Tmp
x86_64: VectorUshr U:G:Ptr, U:F:128, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp, Tmp
arm64: VectorSshl U:G:Ptr, U:F:128, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp, Tmp
x86_64: VectorUshl8 U:F:128, U:F:128, D:F:128, S:F:128, S:F:128
Tmp, Tmp, Tmp, Tmp, Tmp
x86_64: VectorUshr8 U:F:128, U:F:128, D:F:128, S:F:128, S:F:128
Tmp, Tmp, Tmp, Tmp, Tmp
x86_64: VectorSshr8 U:F:128, U:F:128, D:F:128, S:F:128, S:F:128
Tmp, Tmp, Tmp, Tmp, Tmp
x86_64: VectorUshr8 U:G:Ptr, U:F:128, U:G:8, D:F:128
SIMDInfo, Tmp, Imm, Tmp
64: VectorSshr8 U:G:Ptr, U:F:128, U:G:8, D:F:128
SIMDInfo, Tmp, Imm, Tmp
arm64: VectorHorizontalAdd U:G:Ptr, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp
arm64: VectorZipUpper U:G:Ptr, U:F:128, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp, Tmp
arm64: VectorUnzipEven U:G:Ptr, U:F:128, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp, Tmp
arm64: VectorExtractPair U:G:Ptr, U:G:8, U:F:128, U:F:128, D:F:128
SIMDInfo, Imm, Tmp, Tmp, Tmp
64: VectorAbs U:G:Ptr, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp
x86_64: VectorAbsInt64 U:F:128, D:F:128, S:F:128
Tmp, Tmp, Tmp
arm64: VectorNeg U:G:Ptr, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp
arm64: VectorPopcnt U:G:Ptr, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp
64: VectorCeil U:G:Ptr, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp
64: VectorFloor U:G:Ptr, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp
64: VectorTrunc U:G:Ptr, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp
arm64: VectorTruncSat U:G:Ptr, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp
x86_64: VectorTruncSat U:G:Ptr, U:F:128, D:F:128, S:G:64, S:F:128, S:F:128
SIMDInfo, Tmp, Tmp, Tmp, Tmp, Tmp
x86_64: VectorTruncSatUnsignedFloat32 U:F:128, D:F:128, S:G:64, S:F:128, S:F:128
Tmp, Tmp, Tmp, Tmp, Tmp
x86_64: VectorTruncSatSignedFloat64 U:F:128, D:F:128, S:G:64, S:F:128
Tmp, Tmp, Tmp, Tmp
x86_64: VectorTruncSatUnsignedFloat64 U:F:128, D:F:128, S:G:64, S:F:128
Tmp, Tmp, Tmp, Tmp
64: VectorConvert U:G:Ptr, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp
x86_64: VectorConvertUnsigned U:F:128, D:F:128, S:F:128
Tmp, Tmp, Tmp
arm64: VectorConvertLow U:G:Ptr, U:F:64, D:F:128
SIMDInfo, Tmp, Tmp
x86_64: VectorConvertLowSignedInt32 U:F:64, D:F:128
Tmp, Tmp
x86_64: VectorConvertLowUnsignedInt32 U:F:64, D:F:128, S:G:64, S:F:128
Tmp, Tmp, Tmp, Tmp
64: VectorNearest U:G:Ptr, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp
64: VectorSqrt U:G:Ptr, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp
64: VectorExtendLow U:G:Ptr, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp
64: VectorExtendHigh U:G:Ptr, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp
64: VectorPromote U:G:Ptr, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp
64: VectorDemote U:G:Ptr, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp
arm64: VectorLoad8Splat U:G:8, D:F:128
SimpleAddr, Tmp
x86_64: VectorLoad8Splat U:G:8, D:F:128, S:F:128
SimpleAddr, Tmp, Tmp
64: VectorLoad16Splat U:G:16, D:F:128
SimpleAddr, Tmp
64: VectorLoad32Splat U:G:32, D:F:128
SimpleAddr, Tmp
64: VectorLoad64Splat U:G:64, D:F:128
SimpleAddr, Tmp
64: VectorLoad8Lane U:G:8, U:G:8, UD:F:128
SimpleAddr, Imm, Tmp
64: VectorLoad16Lane U:G:16, U:G:8, UD:F:128
SimpleAddr, Imm, Tmp
64: VectorLoad32Lane U:G:32, U:G:8, UD:F:128
SimpleAddr, Imm, Tmp
64: VectorLoad64Lane U:G:64, U:G:8, UD:F:128
SimpleAddr, Imm, Tmp
64: VectorStore8Lane U:F:128, U:G:8, U:G:8
Tmp, SimpleAddr, Imm
64: VectorStore16Lane U:F:128, U:G:16, U:G:8
Tmp, SimpleAddr, Imm
64: VectorStore32Lane U:F:128, U:G:32, U:G:8
Tmp, SimpleAddr, Imm
64: VectorStore64Lane U:F:128, U:G:64, U:G:8
Tmp, SimpleAddr, Imm
64: VectorAnyTrue U:F:128, ZD:G:32
Tmp, Tmp
x86_64: VectorAllTrue U:G:8, U:F:128, ZD:G:32, S:F:128
SIMDInfo, Tmp, Tmp, Tmp
arm64: VectorAllTrue U:G:8, U:F:128, ZD:G:32
SIMDInfo, Tmp, Tmp
arm64: VectorBitmask U:G:8, U:F:128, ZD:G:32
SIMDInfo, Tmp, Tmp
x86_64: VectorBitmask U:G:8, U:F:128, ZD:G:32, S:F:128
SIMDInfo, Tmp, Tmp, Tmp
arm64: VectorExtaddPairwise U:G:8, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp
x86_64: VectorExtaddPairwise U:G:8, U:F:128, D:F:128, S:G:64, S:F:128
SIMDInfo, Tmp, Tmp, Tmp, Tmp
x86_64: VectorExtaddPairwiseUnsignedInt16 U:F:128, D:F:128, S:F:128
Tmp, Tmp, Tmp
arm64: VectorAddPairwise U:G:8, U:F:128, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp, Tmp
64: VectorAvgRound U:G:8, U:F:128, U:F:128, D:F:128
SIMDInfo, Tmp, Tmp, Tmp
arm64: VectorMulSat U:F:128, U:F:128, D:F:128
Tmp, Tmp, Tmp
x86_64: VectorMulSat U:F:128, U:F:128, D:F:128, S:G:64, S:F:128
Tmp, Tmp, Tmp, Tmp, Tmp
arm64: VectorDotProduct U:F:128, U:F:128, D:F:128, S:F:128
Tmp, Tmp, Tmp, Tmp
x86_64: VectorDotProduct U:F:128, U:F:128, D:F:128
Tmp, Tmp, Tmp
64: VectorSwizzle U:F:128, U:F:128, D:F:128
Tmp, Tmp, Tmp
arm64: VectorSwizzle2 U:F:128, U:F:128, U:F:128, D:F:128
Tmp, Tmp*, Tmp, Tmp
64: VectorFusedMulAdd U:G:Ptr, U:F:128, U:F:128, U:F:128, D:F:128, S:F:128
SIMDInfo, Tmp, Tmp, Tmp, Tmp, Tmp
64: VectorFusedNegMulAdd U:G:Ptr, U:F:128, U:F:128, U:F:128, D:F:128, S:F:128
SIMDInfo, Tmp, Tmp, Tmp, Tmp, Tmp
arm64: VectorDupElementInt8 U:G:8, U:F:128, D:F:128
Imm, Tmp, Tmp
arm64: VectorDupElementInt16 U:G:8, U:F:128, D:F:128
Imm, Tmp, Tmp
arm64: VectorDupElementInt32 U:G:8, U:F:128, D:F:128
Imm, Tmp, Tmp
arm64: VectorDupElementInt64 U:G:8, U:F:128, D:F:128
Imm, Tmp, Tmp
arm64: VectorDupElementFloat32 U:G:8, U:F:128, D:F:128
Imm, Tmp, Tmp
arm64: VectorDupElementFloat64 U:G:8, U:F:128, D:F:128
Imm, Tmp, Tmp
Oops /terminal
# This is a terminal but we express it as a Custom because we don't want it to have a code
# generator.
custom EntrySwitch
# A Shuffle is a multi-source, multi-destination move. It simultaneously does multiple moves at once.
# The moves are specified as triplets of src, dst, and width. For example you can request a swap this
# way:
# Shuffle %tmp1, %tmp2, 64, %tmp2, %tmp1, 64
custom Shuffle
# Air allows for exotic behavior. A Patch's behavior is determined entirely by the Special operand,
# which must be the first operand.
custom Patch
# Instructions used for lowering C calls. These don't make it to Air generation. They get lowered to
# CCallSpecials first. The origin Value must be a CCallValue.
custom CCall
custom ColdCCall
# This is a special wasm opcode that branches to a trap handler. This uses the generator located to Air::Code
# to produce the side-exit code.
custom WasmBoundsCheck
|
